DESCRIPTION

The HF920A is a flyback regulator with a monolithic 900V MOSFET. The HF920A provides excellent power regulation in AC/DC applications that require high reliability, such as smart meters, large appliances, industrial controls, and products powered by poor AC grids. It requires a minimum number of external components.

The HF920A uses peak-current-mode control to provide excellent transient response and easy loop compensation. When the output power falls below a given level, the regulator enters burst mode. The IC consumption is specially optimized. As a result, the HF920A achieves very low power consumption in a standby condition.

The MPS proprietary 900V monolithic process enables an over-temperature protection that is on the same silicon of the 900V power MOSFET, offering the most precise thermal protection. It also offers a full suite of protection features, including VCC under-voltage lockout, overload protection, over-voltage protection, under-voltage protection, and short-circuit protection.

The HF920A is designed to minimize electromagnetic interference for Power Line Communication (PLC) in home and building automation applications. The operating frequency is programmed externally with a single resistor, so the power supply's radiated energy can be designed to avoid interference to the PLC. In addition to the programmable frequency, the HF920A employs frequency jittering that greatly reduces the noise level and the cost of the EMI filter.

The HF920A is available in SOIC8-7A and SOIC14-11 packages.

FEATURES

- Monolithic 900V/15Ω MOSFET and High Voltage Current Source
- Fixed Switching Frequency, Programmable up to 150kHz
- Current-Mode Control Scheme
- Frequency Jittering
- Low Standby Power Consumption via Active Burst Mode.
- <30mW No-Load Consumption
- Internal Leading-Edge Blanking (LEB)
- Built-In Soft-Start (SS) Function
- Internal Slope Compensation
- Over Voltage and Under Voltage Protections programmable through the PRO Pin
- Over-Temperature Protection (OTP)
- VCC Under-Voltage Lockout (UVLO) with Hysteresis
- Over-Voltage Protection (OVP) on VCC
- Time-Based Overload Protection (OLP)
- Short-Circuit Protection (SCP)

APPLICATIONS

- E-Meters
- Industrial Controls
- Large Appliances

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

Table 1: Maximum Output Power

Package	P_{MAX} (W)	
	85Vac~420Vac	230Vac±15%
SOIC8-7A	6.5	9.5
SOIC14-11	7	10

NOTES:
- The maximum output power is limited by junction temperature.
- Test is done under T_A = 50°C. The test board is placed into a box about 20cm*15cm*10cm.
- To reduce V_{DS}, the turns ratio is set to 5.
- Single output, V_{OUT} = 12.5V.
- GND of the SOIC8-7A package is connected to a 3cm^2 copper area with exposed copper strips. GND of the SOIC14-11 package is connected to a 2.5cm^2 copper area.
- Working condition under minimum input voltage is set to BCM.

TYPICAL APPLICATION

ORDERING INFORMATION

Part Number*	Package	Top Marking
HF920AGSE*	SOIC8-7A	*See Below*
HF920AGS**	SOIC14-11	*See Below*

* For Tape & Reel, add suffix –Z (e.g. HF920AGSE–Z);
** For Tape & Reel, add suffix –Z (e.g. HF920AGS–Z);

TOP MARKING (HF920AGSE)

HF920A

LLLLLLLL

MPSYWW

HF920A: Part number
LLLLLLLL: Lot number
MPS: MPS prefix
Y: Year code
WW: Week code

TOP MARKING (HF920AGS)

MPSYYWW

HF920A

LLLLLLLLL

MPS: MPS prefix
YY: Year code
WW: Week code
HF920A: Part number
LLLLLLLLLL: Lot number

PACKAGE REFERENCE

TOP VIEW	TOP VIEW
VCC 1 ... 8 D FSET 2 PRO 3 ... 6 S FB 4 ... 5 GND	GND 1 ... 14 D GND 2 ... 13 NC VCC 3 FSET 4 PRO 5 FB 6 ... 9 S GND 7 ... 8 GND
SOIC8-7A	**SOIC14-11**

PIN FUNCTIONS

Pin #		Name	Description
SOIC8-7A	SOIC14-11		
1	3	VCC	**IC power supply**. Connect an electrolytic capacitor and a small ceramic decoupling capacitor to VCC.
2	4	FSET	**Switching frequency setting**. Connect a resistor to GND to set the switching frequency, which can be up to 150kHz.
3	5	PRO	**External UVP and OVP protection**. PRO shuts down the IC when pulled up or pulled down to a specified threshold limit.
4	6	FB	**Feedback**. The output voltage is regulated according to the feedback signal on FB. OLP detection and burst mode control are also performed on this pin.
5	1,2,7,8	GND	**IC ground**.
6	9	S	**Source of the internal MOSFET**. S is the input of the primary current-sense signal.
-	13	NC	**No connection**.
8	14	D	**Drain of the internal MOSFET**. Input for the start-up high voltage current source.

ABSOLUTE MAXIMUM RATINGS [1]

D ....–0.3V to 900V
VCC ....–0.3V to 30V
All other pins ....–0.3V to 6.5V
Continuous power dissipation (T_A = +25°C) [2]
SOIC8-7A 1.3W
SOIC14-11 .... 1.78W
Junction temperature ....150°C
Lead temperature ....260°C
Storage temperature .... -60°C to +150°C
ESD capability human body model 2.0kV
ESD capability charged device model 2.0kV

Recommended Operation Conditions [3]

VCC to GND ....10 V to 24 V
Operating junction temp (T_J) .. -40 °C to +125 °C

Thermal Resistance [4] θ_{JA} θ_{JC}

SOIC8-7A...............................96 ...... 45 ...°C/W
SOIC14-11 ....70 ...... 35 ...°C/W

NOTES:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

VCC =12V, T$_J$=-40°C-125°C, min and max values are guaranteed by characterization, typical values are tested under 25°C, unless otherwise noted.

Parameter	Symbol	Conditions		Min	Typ	Max	Unit
Start-Up Current Source and Internal MOSFET (Pin D)							
Supply current from Drain	I$_{Charge}$	VCC = V$_{CCH}$-0.1V;V$_{Drain}$ = 400V		1	2	3	mA
Leakage current from Drain	I$_{Leak}$	V$_D$ = 400V, V$_{GS}$=0V, T$_J$ = 25 °C				1	µA
		V$_D$ = 400V, V$_{GS}$=0V				10	
Breakdown voltage	V$_{(BR)DSS}$			900			V
On-state resistance	R$_{DS(ON)}$	VCC = 10 V; I$_D$ =100 mA	T$_J$ = 25 °C		15	18	Ω
			T$_J$ =125 °C		25	29	Ω
Supply Voltage Management (Pin VCC)							
VCC upper level at which the IC switches on	V$_{CCH}$			12	13	14	V
VCC lower level at which the IC switches off	V$_{CCL}$			8.2	8.8	9.4	V
VCC hysteresis	V$_{CC\_HYS}$			3	4	5	V
VCC OVP level	V$_{OVP}$			23.9	25.2	26.5	V
VCC OVP delay time	t$_{OVP}$				70		µs
VCC re-charge level after protections	V$_{CCR}$			4.8	5.5	6.2	V
Quiescent current at protections	I$_{Pro}$	VCC = V$_{CCL}$				300	µA
Quiescent current	I$_Q$	VCC = V$_{CCH}$ - 0.1 V			200	300	µA
Operation current	I$_{CC}$	VCC =13 V; FB =0 V			300	400	µA
Feedback Management (Pin FB)							
Internal pull-up resistor	R$_{FB}$	Normal operating			39		kΩ
Internal pull-up voltage	V$_{UP}$			4.1	4.4	4.7	V
FB to current-set-point division ratio	K$_{div}$				3.4	3.7	
Internal soft-start time	t$_{SS}$				6.7		ms
FB decreasing level at which the regulator enters burst mode	V$_{BURL}$			0.4	0.5	0.6	V
FB increasing level at which the regulator leaves burst mode	V$_{BURH}$			0.6	0.7	0.8	V
Overload set point	V$_{OLP}$			3.3	3.65	4	V
Overload counter					8192		

## ELECTRICAL CHARACTERISTICS *(continued)*

VCC =12V, T$_J$=-40°C-125°C, Min & Max are guaranteed by characterization, typical is tested under 25°C, unless otherwise noted.

| Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Frequency Setting (Pin FSET)						
FSET reference voltage	V$_{FSET}$		1.18	1.25	1.32	V
Frequency spectrum jittering range, in percentage of Fs	R$_{Jittering}$			±3.5		%
Typical operating frequency	f$_S$	R$_{FSET}$ = 200 kΩ	43	49	55	kHz
Maximum switching duty	D$_{max}$		79	83	87	%
Current Sensing Management (Pin S)						
Leading-edge blanking for current sensor	t$_{LEB1}$			385		ns
Leading-edge blanking for SCP	t$_{LEB2}$			350		ns
Maximum current set point	V$_{CSL}$		0.91	0.97	1.02	V
Short-circuit protection set point	V$_{SCP}$		1.43	1.5	1.57	V
Slope compensation ramp	S$_{Ramp}$	R$_{FSET}$ = 200 kΩ		21		mV/µs
Protection Management (Pin PRO)						
Upper protection voltage	V$_{PRO-OV}$		2.92	3.1	3.32	V
Upper protection hysteresis	V$_{PRO-Hys}$			0.2		V
Lower protection voltage	V$_{PRO-UV}$		0.21	0.25	0.28	V
Protection delay time	t$_{PRO}$			20 [5]		µs
Thermal Shutdown						
Thermal shutdown threshold				150		°C
Thermal shutdown recovery hysteresis				30		°C

NOTE:
5) This parameter is guaranteed by design.

TYPICAL CHARACTERISTICS

I_{CHARGE} @ VD = 400V vs. Temperature

$V_{(BR)DSS}$ @ I_{Leak} = 100µA vs. Temperature

$R_{DS(ON)}$ vs. Temperature

V_{CSL} vs. Temperature

K_{DIV} vs. Temperature

V_{OLP} vs. Temperature

TYPICAL CHARACTERISTICS *(continued)*

f_S vs. Temperature

t_{LEB1} vs. Temperature


t_{LEB2} vs. Temperature


V_{PRO} vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested with the evaluation board in the Design Example section. V_{IN} = 230V, V_{OUT1} = 13.5V, I_{OUT1} = 300mA, V_{OUT2} = 8V, I_{OUT2} = 50mA, V_{OUT3} = 8V, I_{OUT3} = 50mA, T_A = 25°C, unless otherwise noted.

Efficiency

No-Load Consumption [6]

Power On

Power Off

### Normal Operation

Short-Circuit Entry

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are tested with the evaluation board in the Design Example section. V_{IN} = 230V, V_{OUT1} = 13.5V, I_{OUT1} = 300mA, V_{OUT2} = 8V, I_{OUT2} = 50mA, V_{OUT3} = 8V, I_{OUT3} = 50mA, T_A = 25°C, unless otherwise noted.

Short-Circuit Recovery

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

400ms/div.

Short-Circuit Power On

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

400ms/div.

OLP Entry

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

OLP Recovery

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

OLP Power On

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

OVP Entry

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are tested with the evaluation board in the Design Example section. V_{IN} = 230V, V_{OUT1} = 13.5V, I_{OUT1} = 300mA, V_{OUT2} = 8V, I_{OUT2} = 50mA, V_{OUT3} = 8V, I_{OUT3} = 50mA, T_A = 25°C, unless otherwise noted.

**OVP Recover**

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

OVP Power On

CH1: V_D
200V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

Input UVP when Vin Falls to 54VDC

CH1: V_D
100V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

Input UVP Removed when Vin Rises to 59VDC

CH1: V_D
100V/div.

CH2: V_{CC}
20V/div.

CH3: FB
5V/div.

CH4: V_{OUT1}
10V/div.

1s/div.

NOTE:
6) The no load consumption is tested with OUT2 and OUT3 open.

FUNCTIONAL BLOCK DIAGRAM

Figure 1: Internal Function Block Diagram

OPERATION

The HF920A incorporates all the necessary features required by a reliable switch-mode power supply. The proprietary 900V MOSFET integration enables a highly integrated power supply solution. It has burst-mode operation to minimize the stand-by power consumption at light load. Protection features such as auto-recovery for overload protection (OLP), short-circuit protection (SCP), over-voltage protection (OVP), under voltage protection (UVP), and thermal shutdown for over-temperature protection (OTP) contribute to a safer converter design with minimal external components.

Pulse-Width Modulation (PWM) Operation

The HF920A employs peak-current-mode control. On the secondary side, the output voltage is regulated by the compensation network, and the compensation output is fed back to the primary side as an input signal to FB through an optical coupler. The FB voltage (V_{FB}) is used to control the peak current on the primary side winding of the flyback transformer based on the current sensing on S. The integrated 900V MOSFET turns on at the beginning of each cycle based on the internal oscillator and turns off based on the peak current control.

Start-Up and VCC UVLO

Initially, the IC is driven by the internal current source drawn from the high voltage D pin. The IC starts switching and the internal high voltage current source turns off as soon as the voltage on VCC reaches V_{CCH}. Then, the supply of the IC is taken over by the auxiliary winding of the transformer. Whenever VCC falls below V_{CCL}, the regulator stops switching, and the internal high-voltage current source turns on again (see Figure 2).


Figure 2: VCC Start-Up

The lower threshold of the VCC UVLO decreases from V_{CCL} to V_{CCR} when fault conditions such as SCP, OLP, OVP, UVP, and OTP occur.

Soft Start (SS)

The HF920A implements an internal soft-start circuit to reduce stress on both the primary side MOSFET and secondary diode, as well as smoothly establish the output voltage during start-up. The internal soft-start circuit increases the threshold of the peak current comparator gradually from a minimum level until the feedback control loop takes over. The maximum soft-start time is t_{SS}. Within the soft-start duration, the switching frequency is increased progressively from 20% to 100% of the programmed switching frequency.

Switching Frequency

The switching frequency can be set by a resistor between FSET and GND. The oscillator frequency can be calculated with Equation (1):

$$f_s = \frac{1}{523 \times 10^{-9} + 123.4 \times 10^{-12} \times \dfrac{R_{FSET}}{V_{FST}}} \ \text{Hz} \qquad (1)$$

Where V_{FSET} is the internal reference voltage on FSET.

Frequency Jittering

The HF920A provides a frequency jittering function, which simplifies the input EMI filter design and decreases the system cost. The HF920A has optimized frequency jittering with a ±3.5% frequency deviation range, and a $256T_S$ carrier cycle that effectively improves EMI by spreading the energy dissipation over the frequency range.

Peak Current Limit

The primary peak current is sensed by a sensing resistor between S and GND. When the sum of the sense resistor voltage and the slope compensation voltage reach the peak current limit (V_{CS}), the MOSFET turns off.

The peak current limit is set by the FB voltage as $V_{CS}=V_{FB}/K_{div}$ for normal operation. The maximum value of the peak current limit is limited to V_{CSL}. This ensures the output power is always limited to avoid excessive stress on the power supply.

Burst Operation

The HF920A implements burst-mode operation at no-load and light-load conditions. Burst-mode

operation alternately enables and disables the switching pulse of the MOSFET to reduce the switching loss. This helps to minimize the stand-by power consumption and achieve high light-load efficiency.

As the load decreases, V_{FB} decreases. The IC stops switching when V_{FB} drops below V_{BURL}. As the converter stops and the output voltage drops, V_{FB} rises again due to the negative feedback control loop. Once V_{FB} rises above V_{BURH}, the switching pulse resumes. If the load condition remains the same, V_{FB} decreases and the whole process is repeated.

Figure 3 shows the burst mode operation of HF920A.

Figure 3: Burst-Mode Operation

Over-Voltage Protection (OVP)

The HF920A shuts down via OVP when the VCC voltage is higher than V_{OVP} for t_{OVP}. In a flyback application, the auxiliary winding output voltage is proportional to the output voltage, so OVP protects the circuit from overstress during an output over-voltage condition. The HF920A restarts automatically after VCC drops to V_{CCR}. The regulator resumes normal operation once the fault disappears.

Overload Protection (OLP)

The HF920A shuts down when OLP is triggered. The OLP fault occurs when V_{FB} is pulled up to V_{OLP} for 8192 switching cycles. The HF920A restarts automatically when VCC drops to V_{CCR}. When the fault disappears, the power supply resumes operation.

Short-Circuit Protection (SCP)

The HF920A shuts down when voltage on S is higher than V_{SCP}, which indicates a short-circuit condition. The HF920A enters SCP, which prevents any thermal or stress damage. The HF920A restarts when VCC drops to V_{CCR}. Once

the fault disappears, the power supply resumes operation.

Thermal Shutdown (OTP)

When the junction temperature of the IC exceeds 150°C, the over-temperature protection is activated, and the main power MOSFET stops switching to protect the HF920A from thermal damage. During the protection period, the regulator is latched off. VCC is discharged to V_{CCR} and recharged to V_{CCH} by the internal high voltage current source. Once the junction temperature drop exceeds the thermal shutdown recovery hysteresis, the HF920A resumes operation.

PRO

PRO provides an external protection. The HF920A shuts down when the PRO voltage exceeds V_{PRO-OV} or is below V_{PRO-UV}. Once the fault disappears, it resumes operation. PRO protection can be used for input OVP, input UVP, or any other protections (such as over-temperature protection for key components).

Leading Edge Blanking (LEB)

The HF920A implements a leading edge blanking unit in order to avoid the MOSFET turning off prematurely due to its high turn on current spike. During the blanking time, the current sensing signal on S is blocked.

The LEB unit contains two LEB times. The current sensor LEB inhibits the current limitation comparator for T_{LEB1}, and the SCP LEB inhibits the SCP current comparator for T_{LEB2}. Figure 4 shows the primary current sense waveform and the LEB.


Figure 4: Leading Edge Blanking

APPLICATION INFORMATION

Selecting the Input Capacitor

The input bulk capacitor filters the rectified AC input voltage and holds the bus voltage for the converter. Figure 5 shows the typical DC bus voltage waveform of a full-bridge rectifier.


Figure 5: Input Voltage Waveform

When the full-bridge rectifier is used, the input capacitor is set at 2µF/W for the universal input condition (85~265V_{AC}). For high voltage input (>185V_{AC}) application, cut the capacitor values in half. A very low DC input voltage can cause thermal problems under a heavy load. It is recommended that the minimum DC voltage is higher than 70V. Estimate the minimum DC voltage following the guidelines below:

First, estimate the input power (P_{in}) with Equation (2):

$$P_{in} = \frac{V_O \times I_O}{\eta} \qquad (2)$$

Where V_O is the output voltage, I_O is the rated output current, and η is the estimated efficiency. Generally, η is between 0.75 and 0.85, depending on the input range and output application.

Next, the linear part of the DC input voltage (V_{DC}) can be calculated with Equation (3):

$$V_{DC}(t) = \sqrt{V_{AC(peak)}^2 - \frac{2 \times P_{in}}{C_{in}} \times t} \qquad (3)$$

At t1, the DC bus voltage reaches its minimum value and the AC input starts to charge the input capacitor. So, t1 can be calculated with Equation (4).

$$V_{DC}(t1) = V_{AC}(t1) \qquad (4)$$

Then, $V_{DC(min)}$ is calculated with t1 and Equation (4). A larger input capacitor should be chosen if the estimated $V_{DC(min)}$ is too low.

As a 900V offline regulator, the HF920A is ideal for very high voltage input applications, which means a very high bus voltage that is beyond the rated voltage of normal, high voltage electrolytic capacitors. Stack capacitors to meet the high bus voltage requirement (see Figure 6).


Figure 6: Input Stack Capacitor Circuit

The same type of capacitors should be chosen for C1 and C2 in order to balance the voltage on them. Each of them will endure half of the bus voltage, but due to the capacitance distribution (typically ±20% for electrolytic capacitors), the voltage on them will vary in mass production. In this case, R1 to R4 should be used as the voltage balancing resistors.

To get balanced voltage on C1 and C2, R1 to R4 should also have the same value. R1 to R4 should be in a 1206 package to meet the voltage rating requirement. Also, the R1 to R4 values should be large enough for energy saving. For example, if the total value of R1 to R4 is 20MΩ, it will consume about 18mW at a 600VDC bus voltage.

Voltage Stress on the Primary MOSFET

Usually, the maximum voltage stress on the primary MOSFET is designed to be less than 90% of its breakdown voltage for reliable operation.

The maximum voltage stress occurs when the primary MOSFET turns off. It can be calculated with Equation (5):

$$V_{DS(max)} = V_{BUS(max)} + N(V_O + V_F) + V_{spike} \qquad (5)$$

Where, V_F is the rectifier diode's forward voltage, V_O is the output voltage, N is the primary to secondary turns ratio, and V_{spike} is the voltage spike (due to the transformer's primary leakage inductance).

According to Equation (5), voltage stress can be reduced either by choosing a small N or V_{spike}. However, a small N will lead to larger secondary stress, which means there is a tradeoff to make. A small V_{spike} requires a strong snubber to suppress the voltage spike.

The input circuit should be designed to guarantee a proper $V_{BUS(max)}$. For example, using suppression components to protect it from surge.

Primary-Side Inductor Design (L_m)

Normally, the converter is designed to operate in CCM under low input voltage for universal input applications. With a built-in slope compensation function, the HF920A supports stable CCM control when the duty cycle exceeds 50%. Set the ratio (K_P) of the primary inductor ripple current amplitude vs. the peak current value to $0 < K_P \leq 1$. Where a smaller K_P means deeper CCM, and $K_P = 1$ stands for BCM and DCM. Figure 7 shows the relevant waveforms. Larger primary inductance leads to a smaller K_P, which reduces RMS current but increases the transformer size. For most HF920A applications, an optimal K_P value is between 0.8 and 1, considering their wide input range.


Figure 7: Typical Primary Current Waveform

For CCM at a minimum input, the converter duty cycle is determined using Equation (6):

$$D = \frac{(V_O + V_F) \times N}{(V_O + V_F) \times N + V_{DC(min)}} \quad (6)$$

Where:

V_F is the secondary diode's forward voltage, and

N is the transformer turns ratio.

The MOSFET turn-on time is calculated with Equation (7):

$$T_{ON} = \frac{D}{f_S} \quad (7)$$

Where, f_S is the operating frequency.

The input average current, ripple current, peak current, and valley current of the primary side are calculated using Equation (8), Equation (9), Equation (10) and Equation (11):

$$I_{AV} = \frac{P_{in}}{V_{DC(min)}} \quad (8)$$

$$I_{ripple} = K_P \times I_{peak} \quad (9)$$

$$I_{peak} = \frac{I_{AV}}{(1 - \frac{K_P}{2}) \times D} \quad (10)$$

$$I_{valley} = (1 - K_P) \times I_{peak} \quad (11)$$

Estimate L_m using Equation (12):

$$L_m = \frac{V_{DC(min)} \times T_{ON}}{I_{ripple}} \quad (12)$$

Current-Sense Resistor

Figure 8: Peak Current Control Waveform with Slop Compensation

Figure 8 shows the peak current control waveform with slope compensation. When the sum of the sense resistor voltage and the slope compensation voltage reaches the peak current limit (V_{CS}), the HF920A turns off the internal MOSFET. The V_{CS} equals the maximum current set point (V_{CSL}) under full load, considering the margin; use $0.95 \times V_{CSL}$ for designing. The voltage on the sense resistor is given using Equation (13):

$$V_{sense} = 0.95 \times V_{CSL} - S_{Ramp} \times T_{ON} \quad (13)$$

Where, S_{RAMP} is the slope compensation ramp. It is in proportion to f_S. Typically, S_{RAMP} = 21 mV/μs when R_{FSET} = 200 kΩ.

The value of the sense resistor is calculated using Equation (14):

$$R_{sense} = \frac{V_{sense}}{I_{peak}} \qquad (14)$$

Choose a current sense resistor with an appropriate power rating. Its power loss can be calculated using Equation (15):

$$P_{sense} = \left[\left(\frac{I_{peak} + I_{valley}}{2} \right)^2 + \frac{1}{12} \times \left(I_{peak} - I_{valley} \right)^2 \right] \times D \times R_{sense} \quad (15)$$

Input Over-Voltage Protection on PRO

A typical input over-voltage protection circuitry of the HF920A is shown in Figure 9.

The input over-voltage protection point can be calculated using Equation (16):

$$V_{INOVP} = V_{PRO} \times \frac{R5 + R6 + R7 + R8}{R8} \qquad (16)$$

Figure 9: Input Over-Voltage Protection Setup

For resistors R5 to R7, 1206 packages should be used to meet the voltage rating requirement. The total value should be larger than 10MΩ for energy saving purposes.

Switching noise may couple to these large resistors and disturb the PRO protection. It is recommended to connect a bypass ceramic capacitor (around 1nF) to PRO. It should be placed as close to the IC as possible.

Thermal Performance Optimization

The HF920A is dedicated to high input voltage applications. However, the high input voltage can cause greater switching loss on the MOSFET, which can lead to poor thermal performance. Measures should be taken to reduce switching loss when designing these applications:

1. First, try to use a lower switching frequency, if possible.

2. Then use a small turns ratio-N to minimize the reflected voltage on the primary winding. Thus reducing the V_{DS}.

3. Finally, reduce the turn on loss, because the turn on loss composes a large part of the switching loss,

Turn on loss is the product of the turn on current spike and V_{DS}. Reducing the turn on loss can be achieved by reducing V_{DS} or the turn on current spike.

Another way of reducing the V_{DS} when the MOSFET is on, is to set the HF920A so it works under deep DCM. In deep DCM, the V_{DS} oscillation is fully damped so there is no chance of turning on at the high peak value.

The turn on current spike is caused by a parasitic capacitor and output diode reverse recovery.

DCM operation helps to avoid the output diode's reverse recovery. The transformer structure should be designed to achieve minimum parasitic capacitance of each winding and between the primary and secondary windings.

PCB Layout Guidelines

Efficient PCB layout is critical to achieve reliable operation, good EMI performance, and good thermal performance. For best results, refer to Figure 10 and follow the guidelines below:

1) Minimize the power stage switching stage loop area. This includes the input loop (C8–C6-T1–U2–R21/R22–C8), the auxiliary winding loop (T1–D6–R16–C11–T1), the output loop (T1–D6–C9–T1, T1–D1–C1–T1 and T1–D2–C3–T1), and the RCD loop (T1–D5–R5/R7/C4–T1).

2) Ensure the power loop ground doesn't pass through the control circuit ground. If a heat sink is used, connect it to the primary GND plane to improve EMI and thermal dissipation.

3) Place the control circuit capacitors (for FB, PRO, and VCC) close to the IC to decouple the switching noise.

4) Enlarge the GND pad near the IC for good thermal dissipation.

5) Keep the EMI filter far away from the switching point.

6) Ensure enough clearance distance to meet the insulation requirement.

Top

Bottom

Figure 10: Recommended PCB Layout

Design Example

Table 2 is a design example using the application guidelines for the given specifications.

Table 2: Design Example

V_{IN}	85 to 420VAC
V_{OUT1}	13.5V
I_{OUT1}	0.3A
V_{OUT2}	8V
I_{OUT2}	0.05A
V_{OUT3}	8V
I_{OUT3}	0.05A
f_S	50kHz

The detailed application schematic is shown in Figure 11. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more details, please refer to the related evaluation board datasheets.

TYPICAL APPLICATION CIRCUIT


Figure 11: Typical Application Schematic

a) Connection Diagram

b) Winding Diagram

Figure 12: Transformer Structure

Table 3: Winding Order

Tape (T)	Winding	Terminal Start → End	Wire Size (Φ)	Turns (T)
1	N1	1 → NC	0.15mm*2	22
1	N2	2 → 1	0.15mm*1	170
1	N3	4 → 3	0.1mm*1	26
1	N6	5 → 6	0.3mm TIW *1	26
1	N4	10 → 9	0.16mm TIW *1	16
1	N5	A → B	0.16mm TIW *1	16

FLOW CHART

Start

Internal High-Voltage
Current Source On

Auxiliary Winding
Supply to the IC

VCC > V_{CCH} Y   N

Soft Start

Shutoff the
Switching Pulse

VCC < V_{CCL} N

VCC Decrease
to V_{CCR}

Shut Down the
Switching Pulse

TSD = Logic
High?   Y   N

Thermal
Monitor

PRO =
Logic Low?   Y   N

Pin PRO
Monitor

VCC > V_{OVP} Y   N

Monitor VCC

Monitor V_{FB}

$V_{FB} < V_{BURL}$

$V_{BURL} < V_{FB} < V_{OLP}$

$V_{FB} > V_{OLP}$

8192 Counter
and
OLP = Logic High ?   N   Y

Switch Off

Fixed Switching
Frequency Operation

OLP = Logic High

$V_{FB} > V_{BURH}$ N   Y

UVLO, TSD, OVP and OLP are Auto Restart

EVOLUTION OF THE SIGNALS IN PRESENCE OF FAULTS

PACKAGE INFORMATION

SOIC8-7A

0.189(4.80)
0.197(5.00)

8   5

0.150(3.80)
0.157(4.00)

0.228(5.80)
0.244(6.20)

PIN 1 ID

1   4

TOP VIEW

0.024(0.61)

0.063(1.60)

0.050(1.27)

0.213(5.40)

RECOMMENDED LAND PATTERN

0.053(1.35)
0.069(1.75)
SEATING PLANE
0.004(0.10)
0.010(0.25)

0.050(1.27)
BSC

0.013(0.33)
0.020(0.51)

FRONT VIEW

SEE DETAIL "A"

0.0075(0.19)
0.0098(0.25)

SIDE VIEW

0.010(0.25)
0.020(0.50) x 45°

GAUGE PLANE
0.010(0.25) BSC

0°-8°

0.016(0.41)
0.050(1.27)

DETAIL "A"

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
   BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
   PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
   OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
   SHALL BE 0.004" INCHES MAX.
5) JEDEC REFERENCE IS MS-012.
6) DRAWING IS NOT TO SCALE.

PACKAGE INFORMATION *(continued)*

SOIC14-11

0.338(8.55)
0.344(8.75)

14   8

0.150
(3.80)   0.228
0.157   (5.80)
(4.00)   0.244
           (6.20)

PIN 1 ID

1   7

TOP VIEW

0.024(0.61)   0.050(1.27)

0.063
(1.60)

0.213
(5.40)

RECOMMENDED LAND PATTERN

0.053(1.35)
0.069(1.75)
SEATING PLANE

0.013(0.33)   0.050(1.27)   0.004(0.10)
0.020(0.51)   BSC   0.010(0.25)

FRONT VIEW

SEE DETAIL "A"

0.0075(0.19)
0.0098(0.25)

SIDE VIEW

0.010(0.25)
0.020(0.50) x 45°

GAUGE PLANE
0.010(0.25) BSC

0°-8°   0.016(0.41)
            0.050(1.27)

DETAIL "A"

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
   BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
   PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
   OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
   SHALL BE 0.004" INCHES MAX.
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AB.
6) DRAWING IS NOT TO SCALE.