



# **MP2698**

## **5V, All-in-One Power Bank Solution IC with 3.6A Boost Current and 5.0A Fast-Charging Capability**

### **DESCRIPTION**

The MP2698 is a highly integrated, flexible, switch-mode, battery charge management and system power-path management device designed for single-cell Li-ion and Li-polymer batteries for use in a wide range of portable applications.

The IC uses two operating modes, charge mode and boost mode, to manage system and battery power based on the state of the input and output.

When input power is present, the MP2698 operates in charge mode. The device detects the battery voltage automatically and charges the battery in four phases: trickle current charge, pre-charge, constant-current charge, and constant-voltage charge.

In the absence of an input source, the MP2698 switches to boost mode to power SYS from the battery. The IC supports BC1.2 output by identifying the request through DP2/DM2.

To guarantee safe operation, the IC includes input over-voltage protection (OVP), battery over-voltage protection (OVP), thermal shutdown, battery temperature monitoring, and a programmable timer to prevent the prolonged charging of an abnormal battery.

With the I<sup>2</sup>C interface, the IC can flexibly program the charging and boosting parameters, such as input current limit, charging current, battery regulation (charge-full) voltage, safety timer, boost output current limit, and so on. The IC can also provide the operation status through the I<sup>2</sup>C registers and battery status via four LEDs.

The MP2698 is available in a QFN-28 (4mmx4mm) package.

### **FEATURES**


- 4.0V to 6.0V Operating Voltage Range
- Up to 24V Sustainable Input Voltage
- Input Source BC1.2 and Non-Standard Adapter Detection
- Integrated Input Current-Based and Input Voltage-Based Power Management Function
- Up to 5.0A Programmable Charge Current
- Reverse Boost Operation Mode with up to 3.6A Boost Current and 5V Voltage for System Power
- Output USB Type Detection
- Analog Voltage Output IB Pin for Battery-Current Monitoring
- Programmable 3.1V to 4.675V Charge Voltage with 0.5% Accuracy
- Four LEDs Battery Gauge Indicators
- JEITA-Compatible Negative Temperature Coefficient (NTC) Protection
- Programmable Timer Back-Up Protection
- Thermal Regulation and Thermal Shutdown
- USB Output Cable Impedance Compensation
- Integrated Short-Circuit Protection (SCP) and Over-Voltage Protection (OVP) for Pass-Through Path
- Integrated SCP and OVP for Boost Mode
- Integrated 8-Bit SAR ADC for Battery Voltage Measurement
- Available in a QFN-28 (4mmx4mm) Package

### **APPLICATIONS**

- Sub-Battery Applications
- Power-Bank Applications for Smartphones, Tablets, and Other Portable Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION



## ORDERING INFORMATION

| Part Number*    | Package                        | Top Marking |
|-----------------|--------------------------------|-------------|
| MP2698GR-xxxx** | QFN-28 (4mmx4mm)               | See Below   |
| EV2698-R-00A    | Evaluation Kit (w/ MCU)        | See Below   |
| EVKT-2698       | Evaluation Kit (w/ USB Dongle) | See Below   |

\*For Tape & Reel, add suffix -Z (e.g.: MP2698GR-xxxx-Z).

\*\*"xxxx" is the register setting option. The factory default is "0000". This content can be viewed in the I<sup>2</sup>C Register Map section on page 25. For customized options, please contact an MPS FAE to obtain an "xxxx" value.

## TOP MARKING

**MPSYWW**  
**MP2698**  
**LLLLLL**


MPS: MPS prefix  
Y: Year code  
WW: Week code  
MP2698: Part number  
LLLLLL: Lot number

## EVALUATION KIT EVKT-2698

EVKT-2698 Kit contents: (Items below can be ordered separately)


| # | Part Number        | Item                                                                              | Quantity |
|---|--------------------|-----------------------------------------------------------------------------------|----------|
| 1 | EV2698-R-01A       | MP2698 evaluation board                                                           | 1        |
| 2 | EVKT-USBI2C-02-Bag | Includes one USB-to-I2C dongle, one USB cable, one ribbon cable                   | 1        |
| 3 | Tdrive-2698        | USB thumb drive that stores the GUI installation file and supplemental documents. | 1        |

Order direct from [MonolithicPower.com](http://MonolithicPower.com) or our distributors.



**EVKT-2698 Evaluation Kit Set-Up**

## PACKAGE REFERENCE



## PIN FUNCTIONS

| Package Pin # | Name | I/O   | Description                                                                                                                                                                                |
|---------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1             | DP1  | I/O   | <b>Positive line of the USB data line pair for BC1.2 detection.</b> Connect a 3M $\Omega$ resistor from DP1 to GND.                                                                        |
| 2             | DM1  | I/O   | <b>Positive line of the USB data line pair for BC1.2 detection.</b> Connect a 3M $\Omega$ resistor from DM1 to GND.                                                                        |
| 3             | AGND | Power | <b>Analog ground.</b> Connect AGND (pin 3) with PGND.                                                                                                                                      |
| 4             | PB   | I     | <b>Press button input.</b> A low-to-high edge invokes the USB2 detection and power output. PB should be tied high when not in use.                                                         |
| 5             | SYS  | Power | <b>System power supply.</b> Place a >1 $\mu$ F ceramic capacitor from SYS to PGND.                                                                                                         |
| 6             | DP2  | I/O   | <b>Positive line of the output USB data line pair for output.</b> DP2 together with DM2 implements USB2 host port detection automatically. Connect a 1M $\Omega$ resistor from DP2 to GND. |
| 7             | DM2  | I/O   | <b>Negative line of the output USB data line pair for output.</b> DM2 together with DP2 implements USB2 host port detection automatically. Connect a 1M $\Omega$ resistor from DM2 to GND. |
| 8             | CE   | I     | <b>Logic input pin to charge and discharge the battery.</b> CE at active high enables the battery charging and discharging operation.                                                      |
| 9             | INT  | O     | <b>Open-drain interrupt output.</b> INT can send a charging status and fault interrupt signal to the host.                                                                                 |
| 10            | SCL  | I/O   | <b>I<sup>2</sup>C interface clock.</b> Connect SCL to the logic rail through a 10k $\Omega$ resistor.                                                                                      |
| 11            | SDA  | I/O   | <b>I<sup>2</sup>C interface data.</b> Connect SDA to the logic rail through a 10k $\Omega$ resistor.                                                                                       |

## PIN FUNCTIONS *(continued)*

| Package Pin # | Name    | I/O   | Description                                                                                                                                                                                                                                                   |
|---------------|---------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 12            | LED1    | O     | <b>Battery gauge indicator output.</b> Connect a resistor and an LED in series from LEDx to VCC.                                                                                                                                                              |
| 13            | LED2    | O     |                                                                                                                                                                                                                                                               |
| 14            | LED3    | O     |                                                                                                                                                                                                                                                               |
| 15            | LED4    | O     |                                                                                                                                                                                                                                                               |
| 16            | STAT    | O     | <b>Indicator for charging operation.</b>                                                                                                                                                                                                                      |
| 17            | IB      | O     | <b>Battery current representation.</b> The IB current indicates the charge current to the battery in charge mode and the discharge current out of the battery in boost mode. Connect a resistor from IB to AGND to get proper current information.            |
| 18            | CSP     | I     | <b>Positive battery terminal / battery charge current sense negative input.</b>                                                                                                                                                                               |
| 19            | BATT    | I     | <b>Battery positive terminal.</b>                                                                                                                                                                                                                             |
| 20            | NTC     | I     | <b>Temperature sense input.</b> Connect a negative temperature coefficient thermistor to NTC. Program the hot and cold temperature window with a resistor divider from VREFNTC to NTC to GND. Charging is suspended when the NTC voltage is out of its range. |
| 21            | VREFNTC | O     | <b>Reference voltage output for powering up the NTC.</b>                                                                                                                                                                                                      |
| 22            | AGND    | Power | <b>Analog ground.</b> Place AGND (pin 22) far away from the noisy power ground.                                                                                                                                                                               |
| 23            | VCC     | I     | <b>Internal circuit power supply.</b> Bypass VCC to AGND with a 10 $\mu$ F ceramic capacitor. VCC <i>cannot</i> carry an external load higher than 30mA.                                                                                                      |
| 24            | BST     | I     | <b>Bootstrap.</b> Connect a bootstrap capacitor between BST and SW to form a floating supply across the power switch driver to drive the power switch's gate above the supply voltage.                                                                        |
| 25            | PGND    | Power | <b>Power ground.</b>                                                                                                                                                                                                                                          |
| 26            | SW      | Power | <b>Switching output node.</b>                                                                                                                                                                                                                                 |
| 27            | PMID    | Power | <b>Power input of the power stage.</b> Connect PMID to the drain of the reverse-blocking MOSFET and the drain of the high-side MOSFET internally. Bypass PMID with ceramic capacitors ( $\geq 47\mu$ F) from PMID to PGND as close to the IC as possible.     |
| 28            | VIN     | Power | <b>Power input of the IC from USB1.</b> Place a ceramic capacitor ( $\geq 10\mu$ F) from VIN to PGND as close to the IC as possible.                                                                                                                          |

# ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

|                                                                      |                              |
|----------------------------------------------------------------------|------------------------------|
| VIN, PMID, SYS to PGND .....                                         | -0.3V to +24V                |
| SW to PGND .....                                                     | -0.3V (-2V for 20ns) to +24V |
| BST to PGND .....                                                    | SW to SW + 6V                |
| BATT to PGND .....                                                   | -0.3V to +5.3V               |
| All other pins to AGND .....                                         | -0.3V to +6.0V               |
| Continuous power dissipation (T <sub>A</sub> = +25°C) <sup>(2)</sup> | 2W                           |
| Junction temperature .....                                           | 150°C                        |
| Lead temperature (solder) .....                                      | 260°C                        |
| Storage temperature .....                                            | -65°C to +150°C              |

# Recommended Operating Conditions <sup>(3)</sup>

|                                                  |                 |
|--------------------------------------------------|-----------------|
| Supply voltage (V <sub>IN</sub> ) .....          | 4.0V to 6.0V    |
| I <sub>IN</sub> .....                            | 3A              |
| I <sub>SYS</sub> .....                           | up to 3.6A      |
| I <sub>CC</sub> .....                            | up to 5.0A      |
| V <sub>BATT</sub> .....                          | up to 4.5V      |
| Operating junction temp. (T <sub>J</sub> ) ..... | -40°C to +125°C |

| Thermal Resistance <sup>(4)</sup> | $\theta_{JA}$ | $\theta_{JC}$ |
|-----------------------------------|---------------|---------------|
| QFN-28 (4mmx4mm) .....            | 44            | 9             |
|                                   |               | °C/W          |

## NOTES:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS

$V_{IN} = 5.0V$ ,  $V_{BATT} = 3.5V$ ,  $RS1 = 10m\Omega$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

| Parameters                                             | Symbol              | Condition                                                                            | Min  | Typ  | Max  | Units      |
|--------------------------------------------------------|---------------------|--------------------------------------------------------------------------------------|------|------|------|------------|
| VIN to PMID switch (Q1) on resistance                  | $R_{IN\ to\ PMID}$  |                                                                                      |      | 32   |      | m $\Omega$ |
| PMID to SYS switch (Q2) on resistance                  | $R_{PMID\ to\ SYS}$ |                                                                                      |      | 32   |      | m $\Omega$ |
| High-side switch on resistance                         | $R_{HS}$            |                                                                                      |      | 18   |      | m $\Omega$ |
| Low-side switch on resistance                          | $R_{LS}$            |                                                                                      |      | 8    |      | m $\Omega$ |
| Peak current limit for high-side switch                | $I_{PEAK\_HS}$      | Charger CC mode                                                                      |      | 9.0  |      | A          |
| Peak current limit for low-side switch                 | $I_{PEAK\_LS}$      | Boost mode (REG0C[7:5] = 100)                                                        |      | 8.0  |      | A          |
| Operating frequency                                    | $F_{SW}$            |                                                                                      |      | 550  |      | kHz        |
| VCC LDO output voltage                                 | $V_{VCC}$           | $V_{IN} = 5V$ , $I_{VCC} = 100mA$                                                    | 4.35 | 4.50 | 4.65 | V          |
| VCC UVLO                                               | $V_{CC\_UVLO}$      | VCC rising                                                                           | 2.0  | 2.2  | 2.4  | V          |
| VCC UVLO hysteresis                                    |                     |                                                                                      |      | 280  |      | mV         |
| VCC POR for IIC                                        | $V_{CC\_POR}$       | VCC rising                                                                           |      | 2    |      | V          |
| VCC POR hysteresis                                     |                     |                                                                                      |      | 150  |      | mV         |
| <b>Charge Mode</b>                                     |                     |                                                                                      |      |      |      |            |
| Input quiescent current                                | $I_Q$               | $V_{IN} > V_{IN\_UVLO}$ , $V_{IN} > V_{BATT}$ , charge disabled, SYS float           |      | 1.35 | 1.70 | mA         |
|                                                        |                     | • $V_{IN} > V_{IN\_UVLO}$ , $V_{IN} > V_{BATT}$ , charge enabled, BATT and SYS float |      | 2.0  | 2.4  | mA         |
| Input under-voltage lockout                            | $V_{IN\_ULVO}$      | $V_{IN}$ falling                                                                     |      | 3.13 | 3.28 | V          |
| Input $V_{ULVO}$ hysteresis                            |                     |                                                                                      |      | 320  |      | mV         |
| $V_{IN}$ vs. $V_{BATT}$ headroom                       |                     | $V_{IN}$ rising                                                                      | 360  | 460  | 570  | mV         |
|                                                        |                     | $V_{IN}$ falling                                                                     | 60   | 140  | 210  | mV         |
| $V_{IN}$ over-voltage protection                       | $V_{IN\_OVP}$       | $V_{IN}$ rising                                                                      |      | 6    |      | V          |
| $V_{IN}$ over-voltage protection hysteresis            |                     |                                                                                      |      | 180  |      | mV         |
| System over-current protection threshold               | $I_{SYSOCP}$        |                                                                                      | 4.0  | 5.5  | 6.5  | A          |
| System over-current blanking time                      | $T_{SYSOCPBLK}$     |                                                                                      |      | 3    |      | ms         |
| System over-current recover time                       | $T_{SYSRECVR}$      |                                                                                      |      | 300  |      | ms         |
| $V_{IN}$ under-voltage protection detection            | $V_{IN\_UVP}$       | $V_{IN}$ falling                                                                     |      | 3.15 |      | V          |
| $V_{IN}$ under-voltage protection detection hysteresis |                     |                                                                                      |      | 400  |      | mV         |
| Discharge dummy load at VIN                            | $R_{IN\_DUM}$       |                                                                                      |      | 55   |      | $\Omega$   |
| Discharge dummy load at SYS                            | $R_{SYS\_DUM}$      |                                                                                      |      | 25   |      | $\Omega$   |



**ELECTRICAL CHARACTERISTICS (continued)**
 **$V_{IN} = 5.0V$ ,  $V_{BATT} = 3.5V$ ,  $RS1 = 10m\Omega$ ,  $T_A = +25^\circ C$ , unless otherwise noted.**

| Parameter                                                    | Symbol          | Condition                                                                          | Min   | Typ    | Max   | Units           |
|--------------------------------------------------------------|-----------------|------------------------------------------------------------------------------------|-------|--------|-------|-----------------|
| Battery termination (charge full) voltage [I <sup>2</sup> C] | $V_{BATT\_REG}$ | Depends on the I <sup>2</sup> C setting                                            | 3.100 |        | 4.675 | V               |
| Charge voltage regulation accuracy                           |                 | REG04[7:2] = 101100, $V_{BATT\_REG} = 4.2V$                                        | -0.5  |        | 0.5   | %               |
|                                                              |                 | REG04[7:2] = 110010, $V_{BATT\_REG} = 4.35V$                                       | -0.5  |        | 0.5   |                 |
| Constant-current charge current [I <sup>2</sup> C]           | $I_{CC}$        | Depends on the I <sup>2</sup> C setting                                            | 0.5   |        | 5.0   | A               |
| Charge current regulation accuracy                           |                 | REG02[7:2] = 100011, $I_{CC} = 4A$                                                 | -5    |        | 5     | %               |
|                                                              |                 | REG02[7:2] = 001010, $I_{CC} = 1.5A$                                               | -5    |        | 5     |                 |
|                                                              |                 | REG02[7:2] = 000000, $I_{CC} = 0.5A$                                               | -15   |        | 15    |                 |
| Battery pre-charge threshold [I <sup>2</sup> C]              | $V_{BATT\_PRE}$ | REG04[4] = 1, $V_{BATT}$ rising                                                    | 2.85  | 3.00   | 3.15  | V               |
|                                                              |                 | REG04[4] = 0, $V_{BATT}$ rising                                                    | 2.65  | 2.80   | 2.95  |                 |
| Battery pre-charge hysteresis                                |                 | $V_{BATT}$ falling                                                                 |       | 200    |       | mV              |
| Battery short threshold                                      | $V_{BATT\_TC}$  | $V_{BATT}$ rising                                                                  | 1.9   | 2.0    | 2.1   | V               |
| Battery short threshold hysteresis                           |                 | $V_{BATT}$ falling                                                                 |       | 250    |       | mV              |
| Trickle charge current                                       | $I_{TC}$        | $V_{BATT} = 1V$ , $RS1 = 10m\Omega$                                                |       | 100    |       | mA              |
| Pre-charge current [I <sup>2</sup> C]                        | $I_{PRE}$       | Depends on the I <sup>2</sup> C setting, $RS1 = 10m\Omega$                         | 100   |        | 1600  | mA              |
| Pre-charge current accuracy                                  |                 | REG03[7:4] = 0011, $I_{PRE} = 400mA$ , $V_{BATT} = 2.6V$ , $RS1 = 10m\Omega$       | -20   |        | 20    | %               |
| Termination current [I <sup>2</sup> C]                       | $I_{TERM}$      | Depends on the I <sup>2</sup> C setting                                            | 200   |        | 1700  | mA              |
| Termination current accuracy                                 |                 | REG03[3:0] = 0000, $I_{TERM} = 200mA$ , $V_{BATT\_REG} = 4.2V$ , $RS1 = 10m\Omega$ | 80    |        | 220   | mA              |
| Recharge threshold below $V_{BATT\_REG}$                     | $V_{RECH}$      | REG04[0] = 1                                                                       |       | 270    |       | mV              |
| <b>Input Voltage- and Input Current-Based Power Path</b>     |                 |                                                                                    |       |        |       |                 |
| Input voltage regulation accuracy                            |                 | REG00[6:3] = 1010, $V_{IN} = 5V$ , $V_{IN\_REG} = 4.68V$                           | -3    |        | 3     | %               |
| Input current limit                                          | $I_{IN\_LMT}$   | REG00[2:0] = 111                                                                   | 2707  | 2850   | 3000  | mA              |
| <b>Protection</b>                                            |                 |                                                                                    |       |        |       |                 |
| Battery over-voltage protection                              | $V_{BATT\_OVP}$ | Rising, as a percentage of $V_{BATT\_REG}$                                         |       | 103.5% |       | $V_{BATT\_REG}$ |
| Battery over-voltage protection hysteresis                   |                 | Falling, as a percentage of $V_{BATT\_REG}$                                        |       | 2.0%   |       | $V_{BATT\_REG}$ |
| Thermal shutdown rising threshold <sup>(5)</sup>             | $T_{J\_SHDN}$   | $T_J$ rising                                                                       |       | 150    |       | °C              |
| Thermal shutdown hysteresis <sup>(5)</sup>                   |                 |                                                                                    |       | 20     |       | °C              |



# ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 5.0V$ ,  $V_{BATT} = 3.5V$ ,  $RS1 = 10m\Omega$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.

| Parameter                                                 | Symbol                | Condition                                                                                                           | Min   | Typ   | Max   | Units         |
|-----------------------------------------------------------|-----------------------|---------------------------------------------------------------------------------------------------------------------|-------|-------|-------|---------------|
| VREFNTC voltage                                           | $V_{VREFNTC}$         | $V_{IN} = 5V$ , $I_{VREFNTC} = 1mA$                                                                                 |       | 4.8   |       | V             |
| NTC low temp rising threshold                             | $V_{COLD}$            | As a percentage of $V_{VREFNTC}$                                                                                    | 70.4% | 71.0% | 71.6% | $V_{VREFNTC}$ |
| NTC low temp rising threshold hysteresis                  |                       | As a percentage of $V_{VREFNTC}$                                                                                    |       | 0.7%  |       | $V_{VREFNTC}$ |
| NTC cool temp rising threshold                            | $V_{COOL}$            | As a percentage of $V_{VREFNTC}$                                                                                    | 68.5% | 69.0% | 69.5% | $V_{VREFNTC}$ |
| NTC cool temp rising threshold hysteresis                 |                       | As a percentage of $V_{VREFNTC}$                                                                                    |       | 0.7%  |       | $V_{VREFNTC}$ |
| NTC warm temp falling threshold                           | $V_{WARM}$            | As a percentage of $V_{VREFNTC}$                                                                                    | 55.5% | 56.1% | 56.7% | $V_{VREFNTC}$ |
| NTC warm temp falling threshold hysteresis                |                       | As a percentage of $V_{VREFNTC}$                                                                                    |       | 1.2%  |       | $V_{VREFNTC}$ |
| NTC hot temp falling threshold                            | $V_{HOT}$             | As a percentage of $V_{VREFNTC}$                                                                                    | 47.6% | 48.1% | 48.6% | $V_{VREFNTC}$ |
| NTC hot temp falling threshold hysteresis                 |                       | As a percentage of $V_{VREFNTC}$                                                                                    |       | 1.2%  |       | $V_{VREFNTC}$ |
| <b>Boost Mode</b>                                         |                       |                                                                                                                     |       |       |       |               |
| Standby quiescent current                                 | $I_{Q\_STB}$          | $V_{IN} < V_{IN\_UVLO}$ , $V_{BATT} = 4.2V$ , boost off (sleep mode)                                                |       | 18    | 22    | $\mu A$       |
| Boost quiescent current                                   | $I_{Q\_BST}$          | $I_{SYS} = 0$ , $V_{PMID} = 5.5V$ , boost enabled, $V_{BATT} = 4.2V$                                                |       | 2.3   |       | mA            |
| Boost output voltage at PMID                              | $V_{PMID\_BST}$       | REG07[5:4] = 00, $V_{OUT(BST)} = 5V$ , $I_{SYS} = 10mA$                                                             | 5.05  | 5.15  | 5.25  | V             |
| Boost output voltage accuracy                             |                       | As a percentage of $V_{OUT(BST)}$ , $I_{SYS} = 10mA$                                                                | -2    |       | 2     | %             |
| Boost output PMID power good                              |                       | $V_{PMID}$ rising                                                                                                   |       | 4.75  |       | V             |
| Boost output under-voltage protection                     | $V_{PMID\_BST\_UVLO}$ | $V_{BATT} = 3.6V$ , $V_{PMID}$ falling<br>$V_{BATT} = 4.2V$ , $V_{PMID}$ falling, higher than $V_{BATT}$            |       | 3.85  |       | V             |
| Boost output over-voltage protection threshold            | $V_{OVP\_BST\_5V}$    | REG07[5:4] = 00, 5V boost mode, $V_{BATT} = 3.7V$ , boost is enabled, force a voltage at SYS until switching is off | 5.8   | 6.1   | 6.3   | V             |
| Boost output over-voltage protection threshold hysteresis |                       |                                                                                                                     |       | 400   |       | mV            |
| Boost output current limit [ $I^2C$ ]                     | $I_{BST\_LIMT}$       | Programmable range                                                                                                  | 0.9   |       | 3.6   | A             |
|                                                           |                       | REG05[2:0] = 111, $V_{BATT} = 3.7V$ , 5V output                                                                     | 3.6   |       |       | A             |

# ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 5.0V$ ,  $V_{BATT} = 3.5V$ ,  $RS1 = 10m\Omega$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.

| Parameter                                            | Symbol                 | Condition                                                                     | Min  | Typ   | Max  | Units |
|------------------------------------------------------|------------------------|-------------------------------------------------------------------------------|------|-------|------|-------|
| Battery voltage UVLO                                 | V <sub>BATT_UVLO</sub> | During boosting                                                               |      | 2.5   |      | V     |
|                                                      |                        | Before boost starts                                                           |      | 2.9   |      | V     |
| System no load to turn-off boost automatically       | I <sub>BST_OFF</sub>   | Output current in boost mode, V <sub>SYS</sub> = 5V, V <sub>BATT</sub> = 3.7V | 50   | 80    | 110  | mA    |
| Delay for light load turn-off                        |                        | Battery current is below I <sub>OFF</sub> in boost mode                       |      | 36    |      | S     |
| IB voltage output                                    | V <sub>IB</sub>        | I <sub>BATT</sub> = 1A (discharge)                                            |      | 0.4   |      | V     |
|                                                      |                        | Battery current indication tolerance, I <sub>BATT</sub> = 1A                  | -5   |       | 5    | %     |
| Logic IO Pin Characteristics                         |                        |                                                                               |      |       |      |       |
| Low logic voltage threshold                          | V <sub>L</sub>         |                                                                               |      |       | 0.4  | V     |
| High logic voltage threshold                         | V <sub>H</sub>         |                                                                               | 1.3  |       |      | V     |
| Input DP1/DM1 USB Detection                          |                        |                                                                               |      |       |      |       |
| DP1 voltage source                                   | V <sub>DP1_SRC</sub>   | I <sub>DP1_SRC</sub> < 250μA                                                  | 0.5  | 0.6   | 0.7  | V     |
| DM1 voltage source                                   | V <sub>DM1_SRC</sub>   | I <sub>DM1_SRC</sub> < 250μA                                                  | 0.5  | 0.6   | 0.7  | V     |
| DP1 pull-up voltage source                           | V <sub>DP1_UP</sub>    |                                                                               | 3    | 3.3   | 3.6  | V     |
| DM1 pull-up voltage source                           | V <sub>DM1_UP</sub>    |                                                                               | 3    | 3.3   | 3.6  | V     |
| Data detect voltage                                  | V <sub>DAT_REF</sub>   |                                                                               | 0.25 | 0.325 | 0.4  | V     |
| Data connect detect current source                   | I <sub>DP_SRC</sub>    |                                                                               | 7    |       | 13   | μA    |
| DM1 pull-down resistance                             | R <sub>DM_DOWN</sub>   |                                                                               | 14.3 | 20    | 24.8 | kΩ    |
| DM1 sink current                                     | I <sub>DM1_SINK</sub>  |                                                                               | 50   | 100   | 150  | μA    |
| DP1 sink current                                     | I <sub>DP1_SINK</sub>  |                                                                               | 50   | 100   | 150  | μA    |
| Leakage current input DP1/DM1                        | I <sub>DP_LKG</sub>    |                                                                               | -1   |       | 1    | μA    |
|                                                      | I <sub>DM_LKG</sub>    |                                                                               | -1   |       | 1    | μA    |
| Output DP2/DM2 USB Detection                         |                        |                                                                               |      |       |      |       |
| DP2 starting voltage                                 | V <sub>DP2_LGC</sub>   |                                                                               | 2.5  | 2.7   | 2.9  | V     |
| DM2 starting voltage                                 | V <sub>DM2_LGC</sub>   |                                                                               | 2.5  | 2.7   | 2.9  | V     |
| DP2/DM2 short resistance                             | R <sub>SHORT</sub>     |                                                                               |      | 85    | 200  | Ω     |
| Pull-down resistor in DM2                            | R <sub>PULL_DOWN</sub> |                                                                               | 14.3 | 20    | 24.8 | kΩ    |
| DCP detection voltage                                | V <sub>DCP</sub>       |                                                                               | 0.3  |       | 1.1  | V     |
| DCP delay time                                       | T <sub>DCP</sub>       |                                                                               | 0.8  | 1     | 1.2  | s     |
| I <sup>2</sup> C Interface (SDA, SCL) <sup>(5)</sup> |                        |                                                                               |      |       |      |       |
| Input high threshold level                           |                        | V <sub>PULL_UP</sub> = 1.8V, SDA and SCL                                      | 1.3  |       |      | V     |
| Input low threshold level                            |                        | V <sub>PULL_UP</sub> = 1.8V, SDA and SCL                                      |      |       | 0.4  | V     |
| Output low threshold level                           |                        | I <sub>SINK</sub> = 5mA                                                       |      |       | 0.4  | V     |
| I <sup>2</sup> C clock frequency                     | F <sub>SCL</sub>       |                                                                               |      |       | 400  | kHz   |
| Indication and Logic                                 |                        |                                                                               |      |       |      |       |
| LED1, LED2, LED3, LED4, STAT pin output low voltage  | V <sub>LED_Low</sub>   | Sink 5mA                                                                      |      |       | 0.4  | V     |

# ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 5.0V$ ,  $V_{BATT} = 3.5V$ ,  $RS1 = 10m\Omega$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.

| Parameter                               | Symbol         | Condition            | Min | Typ  | Max | Units     |
|-----------------------------------------|----------------|----------------------|-----|------|-----|-----------|
| <b>Press Button (PB)</b>                |                |                      |     |      |     |           |
| PB pull-up resistance                   | $R_{PB}$       | PB pulled up to VCC  |     | 350  |     | $k\Omega$ |
| PB input logic low voltage              | $V_{L\_PB}$    |                      |     |      | 0.4 | V         |
| PB input logic high voltage             | $V_{H\_PB}$    |                      | 1.2 |      |     | V         |
| <b>Digital Clock and Watchdog Timer</b> |                |                      |     |      |     |           |
| Digital clock                           | $F_{DIG1}$     | VREF LDO enabled     |     | 1000 |     | kHz       |
| Watchdog timer                          | $t_{WDT}$      | REG05H bit[5:4] = 01 |     | 40   |     | s         |
| <b>ADC for Battery Voltage</b>          |                |                      |     |      |     |           |
| Effective resolution (current)          |                |                      |     |      | 8   | bits      |
| Conversion time <sup>(5)</sup>          | $t_{SR\_CONV}$ |                      |     | 20   |     | $\mu s$   |


## NOTE:

5) Guaranteed by design


## TYPICAL PERFORMANCE CHARACTERISTICS

$C_{IN} = 10\mu F$ ,  $C_{BATT} = 44\mu F$ ,  $C_{PMID} = 22\mu F$ ,  $C_{SYS} = 1\mu F$ ,  $L1 = 2.2\mu H$ ,  $RS1 = 10m\Omega$ , real/simulation battery load,  $T_A = 25^\circ C$ , unless otherwise noted.


**V<sub>BATT\_REG</sub> vs. Temperature**




**V<sub>BATT\_OVP\_R</sub> vs. Temperature**




**I<sub>CC\_5A</sub> vs. Temperature**




**Boost\_Out\_5V vs. Temperature**



**F<sub>SW</sub> vs. Temperature**



**I<sub>OLIM</sub> vs. Temperature**




## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$C_{IN} = 10\mu F$ ,  $C_{BATT} = 44\mu F$ ,  $C_{PMID} = 22\mu F$ ,  $C_{SYS} = 1\mu F$ ,  $L1 = 2.2\mu H$ ,  $RS1 = 10m\Omega$ , real/simulation battery load,  $T_A = 25^\circ C$ , unless otherwise noted.


### Charge Profile

Ramp-up BATT,  $V_{IN} = 5.5V$ ,  $I_{CC} = 4A$




### Steady State Waveform

Pre-charge,  $V_{IN} = 5V$ ,  $I_{TC} = 100mA$ ,  $V_{BATT} = 1.5V$




### Steady State Waveform

Pre-charge,  $V_{IN} = 5V$ ,  $I_{PRE} = 400mA$ ,  $V_{BATT} = 2.6V$




### Steady State Waveform

CC charge,  $V_{IN} = 5V$ ,  $I_{CC} = 4A$ ,  $V_{BATT} = 3V$




### CC Charge Efficiency

$I_{CC} = 3A$



### CV Charge Efficiency

$V_{BATT} = 4.2V$




## TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$C_{IN} = 10\mu F$ ,  $C_{BATT} = 44\mu F$ ,  $C_{PMID} = 22\mu F$ ,  $C_{SYS} = 1\mu F$ ,  $L1 = 2.2\mu H$ ,  $RS1 = 10m\Omega$ , real/simulation battery load,  $T_A = 25^\circ C$ , unless otherwise noted.


### Steady State Waveform

Boost, SYS = 5V/3.6A,  $V_{BATT} = 3.0V$




### EN On Waveform

Boost, SYS = 5V/3.6A,  $V_{BATT} = 3.0V$




### EN Off Waveform

Boost, SYS = 5V/3.6A,  $V_{BATT} = 3.0V$




### Discharge Efficiency @ $BATT = 3.7V$

$V_{SYS} = 5V$




## BLOCK DIAGRAM



**Figure 1: Charge Mode**



**BLOCK DIAGRAM (continued)**



**Figure 2: Boost Mode**


## OPERATION

The MP2698 is an I<sup>2</sup>C-controlled, synchronous switching charger with bidirectional operation for a boost function that can step up battery voltage to power the system. Depending on the input and output status, the MP2698 operates in one of the three modes: charge mode, boost mode, or sleep mode. In charge mode, the IC supports a precision Li-ion or Li-polymer charging system for single-cell applications. In boost mode, the IC boosts the battery voltage to SYS for powering systems. In sleep mode, the IC stops charging or boosting and operates at a low current from the input or the battery to reduce power consumption when the IC is not operating. The IC monitors USB1 and USB2 to ensure a smooth transition between different modes of operation.

### Power Supply

The internal bias circuit of the IC is powered by the highest voltage of either  $V_{PMID}$  or  $V_{BATT}$ . When VCC rises above the  $V_{CC\_POR}$  threshold, the I<sup>2</sup>C interface is ready for communication, and all registers are reset to the default value. The host can access all registers.

VCC supplies the internal bias circuits and the high-side and low-side MOSFET gate drivers. The pull-up rail of STAT can also be connected to VCC (see Figure 3).



**Figure 3: VCC Power Supply Circuit**

In boost mode, the VCC LDO is enabled once boost is enabled.

In charge mode, the internal VCC LDO is enabled when the following conditions are valid:

- $V_{PMID} > V_{CC\_POR}$  (2V)
- No thermal shutdown

The VCC load capability should not be higher than 30mA.

### Input Power Status Indication

The IC qualifies the voltage and current of the input source before start-up. The input source must meet the following requirements:

- $V_{IN} > V_{BATT} + 460\text{mV}$
- $V_{IN} > V_{IN\_UVLO}$

Once the input power source meets the conditions above, the system status register REG08 bit[2] asserts that the input power is good, and DP1/DM1 detection begins if enabled. Then the step-down converter is ready to operate.

All of the above conditions are monitored continuously, and the charge cycle is suspended once one of the conditions exits the limit.

## CHARGER MODE OPERATION

### Charge Cycle

In charge mode, the IC has five control loops to regulate the input voltage, input current, charge current, charge voltage, and device junction temperature.

When the input power is qualified as a good power supply, the IC checks the battery voltage to provide four main charging phases: trickle-charge, pre-charge, constant-current charge, and constant-voltage charge.

1. **Phase 1 (trickle-charge):** If the battery voltage is lower than  $V_{BATT\_TC}$  (2.1V), a trickle-charging current of 100mA is applied on the battery, which helps reset the protection circuit in the battery pack.
2. **Phase 2 (pre-charge):** When the battery voltage exceeds  $V_{BATT\_TC}$ , the IC starts to pre-charge the deeply depleted battery safely until the battery voltage reaches the pre-charge to fast-charge threshold ( $V_{BATT\_PRE}$ ). The pre-charge current can be programmed via the I<sup>2</sup>C register REG03 bit[7:4].

3. Phase 3 (constant-current charge): When the battery voltage exceeds  $V_{BATT\_PRE}$  (set via REG04 bit[1]), the IC enters a constant-current charge (fast-charge) phase. The fast charge current can be programmed as high as 5A via REG02 bit[7:2].
4. Phase 4 (constant-voltage charge): When the battery voltage rises to the pre-programmed battery regulation (charge-full) voltage ( $V_{BATT\_REG}$ ) set via REG04 bit[7:2], the charge current begins to taper off.

The charge cycle is considered completed when the charge current reaches the battery-full termination threshold ( $I_{TERM}$ ) set via REG03 bit[3:0], assuming that the termination function is enabled via REG05 bit[7].


During the entire charging process, the actual charge current may be less than the register setting due to other loop regulations, such as dynamic power management (DPM) regulation (input current or input voltage loops) or thermal regulation. The thermal regulation reduces the charge current so the IC junction temperature does not exceed the preset limit. The multiple thermal regulation thresholds from 60 - 120°C

help the system design meet the thermal requirement in different applications. The junction temperature regulation threshold can be set via REG06 bit[1:0]. A new charge cycle begins when the following conditions are valid:

- The input power is re-plugged, and USB1 ready.
- Battery charging is enabled by the I<sup>2</sup>C, and CE is forced to a high logic.
- No thermistor fault.
- No battery over-voltage.

#### Automatic Recharge

When the battery is charged completely or charging is terminated, the battery may be discharged because of the system consumption or self-discharge function. When the battery voltage is discharged below the recharge threshold (programmable via REG04 bit[0]), the IC begins another new charging cycle automatically without having to restart a charging cycle manually if the input power is valid.



**Figure 4: Battery Charge Profile**

### Battery Over-Voltage Protection (OVP)

The IC has battery over-voltage protection (OVP). If the battery voltage exceeds the battery over-voltage threshold (103.5% of the battery regulation voltage), charging is disabled. Under this condition, an internal current source draws a current from BATT to decrease the battery voltage and protect the battery.

When battery OVP occurs, only the charging is disabled, and the pass-through path is still on.

### CE Control

CE is a logic input pin for enabling or disabling battery charging or restarting a new charging cycle. Battery charging is enabled when REG01 bit[5:4] is set to 01 and CE is pulled to logic low.

### Indication

Apart from multiple status bits designed in the I<sup>2</sup>C register, the IC also has a hardware status output pin (STAT). The status of STAT in different cases is shown in Table 1.

**Table 1: Operation Indications**

| Charging State                                | STAT            |
|-----------------------------------------------|-----------------|
| In charging                                   | Low             |
| Charging complete, sleep mode, charge disable | High            |
| Charging suspend, battery float               | Blinking at 1Hz |

### Safety Timer

The IC provides both a pre-charge and complete-charge safety timer to prevent extending the charging cycle due to abnormal battery conditions. The total safety timer for both trickle charge and pre-charge is one hour when the battery voltage is lower than V<sub>BATT\_PRE</sub>. The complete charge safety timer starts when the battery enters fast-charge mode. The fast-charge safety timer can be programmed through the I<sup>2</sup>C. The safety timer feature can be disabled via the I<sup>2</sup>C. The safety timer does not operate in boost mode.

The safety timer is reset at the beginning of a new charging cycle and can also be reset by toggling VIN or CE. The following actions can restart the safety timer:

- A new charge cycle is kicked in.
- Toggle CE high to low to high (charge enabled).
- Write REG05 bit[3] from 0 to 1 (safety timer enabled).
- Write REG01 bit[7] from 0 to 1 (software reset) with REG0B bit[6] = 1.

The IC can suspend the timer automatically when any fault occurs.

### Input Voltage-Based and Input Current-Based Power Management

To meet the maximum current limit in USB specifications and avoid overloading the adapter, the IC features both input current and input voltage power management by monitoring the input current and input voltage continuously. The total input current limit can be programmed in the MP2698 to prevent the input source from being overloaded. When the input current reaches the limit, the charge current tapers off to keep the input current from increasing further.

If the preset input current limit is higher than the adapter rating, the back-up input voltage-based power management also works to prevent the input source from being overloaded. When the input voltage falls below the input voltage regulation point due to the heavy load, the charge current is also reduced to keep the input voltage from dropping further.

### System Over-Current Protection (OCP)

The MP2698 also features a system over-current protection (OCP) threshold in charge mode. If the current still exceeds the OCP current (4.5A) after 3ms of blanking time, Q2 is turned off. A fast-off function turns off Q2 quickly when the system current exceeds 8A. After 300ms, Q2 is turned on again to check if the OCP has been removed or not.

## Negative Temperature Coefficient (NTC) Thermistor


The IC monitors the battery's temperature continuously by measuring the voltage at the NTC pins in both charge mode and discharge mode. This voltage is determined by the resistive divider, whose ratio is produced by different resistances of the NTC thermistor under different ambient temperatures of the battery.

The IC sets a pre-determined upper and lower bound of the range internally. If the NTC voltage exits this range, then the temperature is outside of the safe operating limit. At this time, charging is stopped unless the operating temperature returns to the safe range.

To satisfy the JEITA requirement, there are four temperature thresholds: the cold battery threshold ( $T_{NTC} < 0^{\circ}\text{C}$ ), the cool battery threshold ( $0^{\circ}\text{C} < T_{NTC} < 10^{\circ}\text{C}$ ), the warm battery threshold ( $45^{\circ}\text{C} < T_{NTC} < 60^{\circ}\text{C}$ ), and the hot battery threshold ( $T_{NTC} > 60^{\circ}\text{C}$ ). For a given NTC thermistor, these temperatures correspond to the  $V_{COLD}$ ,  $V_{COOL}$ ,  $V_{WARM}$ , and  $V_{HOT}$ .

When  $V_{NTC} < V_{HOT}$  or  $V_{NTC} > V_{COLD}$ , the charging is suspended. When  $V_{HOT} < V_{NTC} < V_{WARM}$ , the battery regulation (charge-full) voltage ( $V_{BATT\_REG}$ ) is reduced by 150mV compared to the programmable threshold. When  $V_{COOL} < V_{NTC} < V_{COLD}$ , the charging current is reduced to half of the programmable charge current.

NTC protection can be disabled via REG07 bit[3]. When REG07 bit[3] is set to 0, NTC is disabled, and the VREFNTC is disconnected from VCC.



**Figure 5: NTC Window**

## Input USB BC1.2 Detection

The IC contains a DP1/DM1-based input source detection to set the input current limit automatically. DP1/DM1 detection includes a standard USB BC1.2 and non-standard adapter. USB1 BC1.2 detection can be forced in host mode by writing 1 to REG0B bit[0] (see Table 2).

When the input source is plugged in, the USB BC1.2 can identify a standard downstream port (SDP), charging downstream port (CDP), and dedicated charging port (DCP).

**Table 2: Input Current Limit vs. USB Type**

| DP1/DM1 Detection | REG0F [3:0] |
|-------------------|-------------|
| Apple 1A          | 0010        |
| Apple 2.1A        | 0011        |
| Apple 2.4A        | 0100        |
| SDP               | 0101        |
| CDP               | 0110        |
| DCP               | 0111        |

## Interrupt to Host (INT)

The IC also has an alert mechanism, which can output an interrupt signal via INT to alert the system of the operation by outputting a 400μs low-state INT pulse. All of the below events can trigger the INT output:

- Good input source detected
- USB2 load is plugged in
- Charge is enabled
- Charge done
- Pre-charge to CC charge
- Battery short
- VIN or IN PPM
- Any fault in REG09

The INT output is designed as an open-drain structure and requires an external pull-up voltage source in real operation.

## Thermal Regulation and Thermal Shutdown

The IC monitors the internal junction temperature continuously to maximize power deliver and avoid overheating the chip. When the internal junction temperature reaches the preset limit, the IC begins reducing the charge current to prevent higher power dissipation.

When the junction temperature reaches 150°C, the pulse-width modulation (PWM) step-down converters are shut down.



### Battery Current Analog Output

The IC has an IB pin to get the real-time battery current value in both charge and boost mode. The IB voltage is a fraction of the charge current and indicates the charge current flowing in and out of the battery during charge/boost mode. Calculate this voltage with Equation (1):

$$V_{IB} = I_{BATT} \times 0.41(V) \quad (1)$$

### BOOST MODE OPERATION

The IC is able to supply a regulated 5V/3.6A output at SYS for powering the system. The IC does not enter the boost mode if the battery is below the weak battery threshold to ensure that the battery is not drained. To enable boost mode, the input voltage at VIN must be below 1.0V. The boost operation can be enabled when CE is high.

The boost output current limit can be selected as 900mA - 3.6A via I<sup>2</sup>C (REG05 bit[2:0]). During boost mode, the status register REG08 bit[7:6] is set to 11. Boost operation can be enabled only when the following conditions are valid.

- $V_{BATT} > V_{BATT\_UVLO}$  (2.9V)
- CE is high
- $V_{IN} < 1V$
- REG0DH bit[6] = 0

Once boost is enabled, the IC boosts the PMID to 5.2V first. Then, the block MOSFET (Q2) is regulated linearly with the current limit of I<sub>OLIM</sub>. When V<sub>SYS</sub> is charged above 4.75V within 3ms, Q2 is fully turned on. Otherwise, Q2 turns back off and attempts to turn on again after 300ms.

In boost mode, the IC employs a fixed 550kHz PWM step-up switching regulator that switches from PWM operation to pulse-skipping operation at light load.

### Battery Under-Voltage Protection (UVLO)

During boost operation, once the battery voltage is below 2.5V, the boost is latched off, and the REG0DH bit[6] is set to 1. When the battery is charged again and V<sub>BATT</sub> is higher than 2.9V, the REG0DH bit[6] can be reset to 0.

### Boost Over-Voltage Protection (OVP)

The MP2698 also features boost output OVP. The IC monitors the voltage at SYS continuously in boost mode. Once V<sub>SYS</sub> exceeds VOVP\_BST, the MP2698 stops switching and turn off Q2. Simultaneously, the REG09 bit[6] is set to 1, and a 25Ω discharge dummy load is turned on to discharge the system voltage to protect the rear-end device. Once VPMID returns to the normal range, the boost and Q2 are turned on again.

### Boost Over-Current Limit and Short-Circuit Protection

In normal boost operation, the MP2698 monitors the current flowing through Q2 continuously. When the boost output current exceeds the boost output current limit set via REG05 bit[2:0], the output current loop takes control, and the boost output voltage drops. When V<sub>SYS</sub> drops below the minimum of 4V and V<sub>BATT</sub> + 200mV, Q2 is forced off. After 300ms, Q2 turns on again. If V<sub>SYS</sub> rises higher than 4.75V within 3ms, Q2 is fully on. Otherwise, Q2 is turned off again.

### USB2 Plug-In Detection

In sleep mode, SYS is pulled up to VCC with an internal 6kΩ resistor, and the SYS voltage is monitored. Once the system voltage drops to 80% of VCC, the USB2 plug-in is detected, and DP2/DM2 detection is initiated.

### Output DP2/DM2 Detection

Once the USB2 plug-in is detected or the PB falling edge is detected, the IC begins DP2/DM2 detection.

Initially, DP2 and DM2 are connected to 2.7V with an internal resistance of 23kΩ, and the DP2/DM2 voltage is monitored. If DP2 or DM2 is lower than 1.7V for 8ms, the 2.7V reference is disconnected, and DP2 and DM2 are tied together with a 100Ω resistor.

### Automatic Off at Light Load

The boost turns off automatically if the load current flowing out from SYS is below 80mA for 36s.

### Thermal Shutdown Protection in Boost Mode

Thermal shutdown protection is active in boost mode. Once the junction temperature rises above 150°C, the IC enters thermal shutdown and does not resume normal operation until the junction temperature drops below 120°C.

### Sleeping Mode

When the input power source is missing and boost is disabled, the IC enters sleep mode. During sleep mode, all MOSFETs are turned off to minimize leakage and extend the battery run-time.

### Impedance Compensation for Boost Output

The IC allows the user to compensate the intrinsic resistance of Q2 and the USB2 output cable voltage drop by adjusting the boost output voltage according to the system load current. Additionally, a maximum allowed regulated voltage is set for safety conditions. Calculate the BST system voltage with Equation (2):

$$V_{BST\_SYS} = V_{OUT(BST)} + (I_{SYS} \times R_{SYS\_COMP}) \quad (2)$$

Where  $V_{BST\_SYS}$  is the boost regulation voltage,  $V_{OUT(BST)}$  is the system boost voltage set via the I<sup>2</sup>C,  $I_{SYS}$  is the real-time system load current during the operation, and  $R_{SYS\_COMP}$  is the line resistance compensation setting in REG01 bit[3:1].

### Four Led Drivers for Voltage-Based Battery

The IC provides four LED drivers for voltage-based fuel gauge indication. When USB1 is present, LED1 - LEDx is on with the highest bit blinking. When USB2 is plugged in and boost is enabled, LED1 - LEDx are blinking until the boost is turned off (see Table 3).

The LEDx indication can be controlled by the host. The host determines the LED1 - LEDx on/off function according to the battery voltage result in REG12 and sends a control command to REG13 bit[3:0].

During the voltage measurement, the battery impedance should be compensated via the I<sup>2</sup>C REG06 bit[7:5] based on the battery current to get a precise battery voltage.

### PB Control

PB is used to control the boost mode enable function. A low-to-high rising edge wakes up the device and the boost.

### Series Interface

The IC uses an I<sup>2</sup>C-compatible interface for flexible charging parameters setting and instantaneous device status reporting. The I<sup>2</sup>C is a bidirectional, two-wire serial interface. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL).

The I<sup>2</sup>C interface supports both standard mode (up to 100kbits) and fast mode (up to 400kbits).

**Table 3: LED Indication Table**

| Mode                              | V <sub>BATT</sub>                       | SOC         | LED1  | LED2  | LED3  | LED4  |
|-----------------------------------|-----------------------------------------|-------------|-------|-------|-------|-------|
| Charging                          | V <sub>BATT</sub> < 3.6V                | <25%        | Flash | Off   | Off   | Off   |
|                                   | [3.6V, 3.8V)                            | [25%, 50%)  | On    | Flash | Off   | Off   |
|                                   | [3.8V, 4.0V)                            | [50%, 75%)  | On    | On    | Flash | Off   |
|                                   | CV mode,[4.0V, 4.2V),<br>Not terminated | [75%, 100%) | On    | On    | On    | Flash |
|                                   | V <sub>BATT</sub> ≥ 4.0, terminated     | 100%        | On    | On    | On    | On    |
| Discharging<br>(all off after 5s) | V <sub>BATT</sub> ≥ 4.05V               | >75%        | Flash | Flash | Flash | Flash |
|                                   | [3.85V, 4.05V)                          | [50%, 75%)  | Flash | Flash | Flash | Off   |
|                                   | [3.65V, 3.85V)                          | [25%, 50%)  | Flash | Flash | Flash | Off   |
|                                   | [V <sub>BAT_ULVO</sub> , 3.65V)         | [0%, 25%)   | Flash | Off   | Off   | Off   |
|                                   | <V <sub>BAT_ULVO</sub>                  | [0%, 5%)    | Off   | Off   | Off   | Off   |



Both SDA and SCL are bidirectional lines connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The SDA and SCL are both open-drain pins.

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. One clock pulse is generated for each data bit transferred.

All transactions begin with a start (S) command and can be terminated by a stop (P) command. A high-to-low transition on the SDA line while SCL is high defines a start condition. A low-to-high transition on the SDA line when the SCL is high defines a stop condition.

Start and stop conditions are always generated by the master. The bus is considered to be busy after the start condition. The bus is considered to be free after the stop condition. Every byte on the SDA line must be eight bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed another function, it can hold the clock line (SCL) low to force the


master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and releases the clock line (SCL).

The acknowledge bit takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was received successfully and another byte may be sent. All clock pulses, including the acknowledge bit (the ninth clock pulse), are generated by the master.


The transmitter releases the SDA line during the acknowledge clock pulse so that the receiver can pull the SDA line low and remains high during the ninth clock pulse. This is the “not acknowledge” signal. The master can then generate either a stop to abort the transfer or a repeated start to begin a new transfer.

After the start, a slave address is sent. This address is seven bits long followed by an eighth data direction bit (r/w). A zero indicates a transmission (write), and a one indicates a request for data (read).


If the register address is not defined, the charger IC sends back NACK and returns to an idle state.




**Figure 6: Bit Transfer on the I²C Bus**




**Figure 7: Start and Stop Conditions**




**Figure 8: Data Transfer on the I²C Bus**




**Figure 9: Complete Data Transfer**




**Figure 10: Single Write**



**Figure 11: Single Read**



**Figure 12: Multi Write**



**Figure 13: Multi Read**

## I<sup>2</sup>C REGISTER MAP

IC Address: 6BH

| Register Name | Address | R/W | Description                                                                         |
|---------------|---------|-----|-------------------------------------------------------------------------------------|
| REG00         | 0x00    | r/w | Input voltage regulation setting and input current limit setting.                   |
| REG01         | 0x01    | r/w | USB2 cable impedance compensation and register reset enable.                        |
| REG02         | 0x02    | r/w | Charge current setting and safety timer setting.                                    |
| REG03         | 0x03    | r/w | Pre-charge current setting and termination current level setting.                   |
| REG04         | 0x04    | r/w | Battery regulation voltage, pre-charge to CC threshold and auto-recharge threshold. |
| REG05         | 0x05    | r/w | Boost output current limit setting, charge termination setting.                     |
| REG06         | 0x06    | r/w | Battery impedance compensation and junction temperature loop setting.               |
| REG07         | 0x07    | r/w | Miscellaneous control.                                                              |
| REG08         | 0x08    | r   | Status register.                                                                    |
| REG09         | 0x09    | r   | Fault register.                                                                     |
| REG0A         | 0x0A    | na  | Part information.                                                                   |
| REG0B         | 0x0B    | r/w | Charge control register.                                                            |
| REG0C         | 0x0C    | r/w | USB2 protocol control register.                                                     |
| REG0D         | 0x0D    | r   | USB2 status register.                                                               |
| REG0E         | 0x0E    | r   | USB1 status register.                                                               |
| REG0F         | 0x0F    | r   | USB2 detection results.                                                             |
| REG12         | 0x12    | r   | Battery real percentage against the battery regulation (charge-full) voltage.       |
| REG13         | 0x13    | r   | LED indication control.                                                             |

**REG 00H**

| Bit | Name                    | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                                                                        | Comment                                                                                              |
|-----|-------------------------|-----|---------------------|-----------------|-----|--------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|
| 7   | EN_HIZ                  | 0   | Y                   | N               | r/w | 0: disable<br>1: enable                                                                                            | Turn off Q1, Q2, Q3, Q4                                                                              |
| 6   | V <sub>IN_REG</sub> [3] | 1   | Y                   | Y               | r/w | 640mV                                                                                                              | Input voltage regulation setting.<br><br>Offset: 3.88V<br>Range: 0 to 1.2V<br>Default: 800mV (4.68V) |
| 5   | V <sub>IN_REG</sub> [2] | 0   | Y                   | Y               | r/w | 320mV                                                                                                              |                                                                                                      |
| 4   | V <sub>IN_REG</sub> [1] | 1   | Y                   | Y               | r/w | 160mV                                                                                                              |                                                                                                      |
| 3   | V <sub>IN_REG</sub> [0] | 0   | Y                   | Y               | r/w | 80mV                                                                                                               |                                                                                                      |
| 2   | I <sub>IN_LIM</sub> [2] | 1   | Y                   | Y               | N/A | 000: 100mA<br>001: 500mA<br>010: 1000mA<br>011: 1500mA<br>100: 1800mA<br>101: 2100mA<br>110: 2400mA<br>111: 3000mA | Input current limit setting.<br>Default: 3000mA                                                      |
| 1   | I <sub>IN_LIM</sub> [1] | 1   | Y                   | Y               | N/A |                                                                                                                    |                                                                                                      |
| 0   | I <sub>IN_LIM</sub> [0] | 1   | Y                   | Y               | N/A |                                                                                                                    |                                                                                                      |

**REG 01H**

| Bit | Name                     | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                         | Comment                                                                                        |
|-----|--------------------------|-----|---------------------|-----------------|-----|-------------------------------------|------------------------------------------------------------------------------------------------|
| 7   | REG_RST                  | 0   | Y                   | Y               | r/w | 0: keep current setting<br>1: reset | Used to reset all registers to default.<br>After reset, this bit goes back to 0 automatically. |
| 6   | WTD_TMR_RST              | 0   | Y                   | N               | r/w | 0: normal<br>1: reset               | Used to reset the watchdog timer.<br>After reset, this bit goes back to 0 automatically.       |
| 5   | Q2_EN                    | 0   | Y                   | N               | r/w | 0: Q2 disable<br>1: Q2 enable       | Only valid when REG0BH bit[6] = 1.                                                             |
| 4   | BST_EN                   | 0   | Y                   | Y               | r/w | 0: boost disable<br>1: boost enable | Only valid when REG0BH bit[6] = 1.                                                             |
| 3   | R <sub>SYS_CMP</sub> [2] | 0   | Y                   | Y               | r/w | 80mΩ                                | Used to compensate for the USB cable voltage drop.<br><br>Default: 0mΩ                         |
| 2   | R <sub>SYS_CMP</sub> [1] | 0   | Y                   | Y               | r/w | 40mΩ                                |                                                                                                |
| 1   | R <sub>SYS_CMP</sub> [0] | 0   | Y                   | Y               | r/w | 20mΩ                                |                                                                                                |
| 0   | Reserved                 | 0   | N/A                 | N/A             | N/A | N/A                                 | Bit reserved.                                                                                  |

**REG 02H**

| Bit | Name                | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description            | Comment                                                                                       |
|-----|---------------------|-----|---------------------|-----------------|-----|------------------------|-----------------------------------------------------------------------------------------------|
| 7   | I <sub>CC</sub> [5] | 0   | Y                   | Y               | r/w | 3200mA                 | Charge current setting.<br>RS1: 10mΩ<br>Offset: 500mA<br>Range: 500mA - 5A<br>Default: 2500mA |
| 6   | I <sub>CC</sub> [4] | 1   | Y                   | Y               | r/w | 1600mA                 |                                                                                               |
| 5   | I <sub>CC</sub> [3] | 0   | Y                   | Y               | r/w | 800mA                  |                                                                                               |
| 4   | I <sub>CC</sub> [2] | 1   | Y                   | Y               | r/w | 400mA                  |                                                                                               |
| 3   | I <sub>CC</sub> [1] | 0   | Y                   | Y               | r/w | 200mA                  |                                                                                               |
| 2   | I <sub>CC</sub> [0] | 0   | Y                   | Y               | r/w | 100mA                  |                                                                                               |
| 1   | CHG_TMR [1]         | 1   | Y                   | Y               | r/w | 00: 5hrs<br>01: 8hrs   | Charge cycle timer setting, if the timer expires, charging is stopped.<br>Default: 20hrs      |
| 0   | CHG_TMR [0]         | 1   | Y                   | Y               | r/w | 10: 12hrs<br>11: 20hrs |                                                                                               |

**REG 03H**

| Bit | Name                  | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description | Comment                                                                      |
|-----|-----------------------|-----|---------------------|-----------------|-----|-------------|------------------------------------------------------------------------------|
| 7   | I <sub>PRE</sub> [3]  | 0   | Y                   | Y               | r/w | 800mA       | RS1: 10mΩ<br>Offset: 100mA<br>Range: 100mA - 1600mA<br>Default: 400mA (0011) |
| 6   | I <sub>PRE</sub> [2]  | 0   | Y                   | Y               | r/w | 400mA       |                                                                              |
| 5   | I <sub>PRE</sub> [1]  | 1   | Y                   | Y               | r/w | 200mA       |                                                                              |
| 4   | I <sub>PRE</sub> [0]  | 1   | Y                   | Y               | r/w | 100mA       |                                                                              |
| 3   | I <sub>TERM</sub> [3] | 0   | Y                   | Y               | r/w | 800mA       | RS1: 10mΩ<br>Offset: 200mA<br>Range: 200mA - 1700mA<br>Default: 200mA (0000) |
| 2   | I <sub>TERM</sub> [2] | 0   | Y                   | Y               | r/w | 400mA       |                                                                              |
| 1   | I <sub>TERM</sub> [1] | 0   | Y                   | Y               | r/w | 200mA       |                                                                              |
| 0   | I <sub>TERM</sub> [0] | 0   | Y                   | Y               | r/w | 100mA       |                                                                              |

**REG 04H**

| Bit | Name                      | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description          | Comment                                                         |
|-----|---------------------------|-----|---------------------|-----------------|-----|----------------------|-----------------------------------------------------------------|
| 7   | V <sub>BATT_REG</sub> [5] | 1   | Y                   | Y               | r/w | 800mV                | Offset: 3.1V<br>Range: 3.1V - 4.675V<br>Default: 4.35V (110010) |
| 6   | V <sub>BATT_REG</sub> [4] | 1   | Y                   | Y               | r/w | 400mV                |                                                                 |
| 5   | V <sub>BATT_REG</sub> [3] | 0   | Y                   | Y               | r/w | 200mV                |                                                                 |
| 4   | V <sub>BATT_REG</sub> [2] | 0   | Y                   | Y               | r/w | 100mV                |                                                                 |
| 3   | V <sub>BATT_REG</sub> [1] | 1   | Y                   | Y               | r/w | 50mV                 |                                                                 |
| 2   | V <sub>BATT_REG</sub> [0] | 0   | Y                   | Y               | r/w | 25mV                 |                                                                 |
| 1   | V <sub>BATT_PRE</sub>     | 1   | Y                   | Y               | r/w | 0: 2.8V<br>1: 3.0V   | Default: 3.0V                                                   |
| 0   | V <sub>RECH</sub>         | 1   | Y                   | Y               | r/w | 0: 100mV<br>1: 200mV | Default: 200mV                                                  |

**REG 05H**

| Bit | Name                  | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                                                                         | Comment                                                      |
|-----|-----------------------|-----|---------------------|-----------------|-----|---------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|
| 7   | EN_TERM               | 1   | Y                   | Y               | r/w | 0: disable<br>1: enable                                                                                             | Default: enable                                              |
| 6   | TERM_STAT             | 0   | Y                   | Y               | r/w | 0: match I <sub>TERM</sub><br>1: indicate before the actual<br>termination (500mA higher) on STAT                   | Default: match I <sub>TERM</sub>                             |
| 5   | WTD_TMR[1]            | 0   | Y                   | N               | r/w | 00: disable timer<br>01: 40s                                                                                        | Default: 40s                                                 |
| 4   | WTD_TMR[0]            | 1   | Y                   | N               | r/w | 10: 80s<br>11: 160s                                                                                                 |                                                              |
| 3   | EN_TIMER              | 1   | Y                   | Y               | r/w | 0: disable<br>1: enable                                                                                             | Used to enable the charge<br>cycle timer.<br>Default: enable |
| 2   | I <sub>OLIM</sub> [2] | 1   | Y                   | Y               | r/w | 000: 900mA<br>001: 1200mA<br>010: 1500mA<br>011: 1800mA<br>100: 2000mA<br>101: 2400mA<br>110: 3000mA<br>111: 3600mA | Default: 3600mA                                              |
| 1   | I <sub>OLIM</sub> [1] | 1   | Y                   | Y               | r/w |                                                                                                                     |                                                              |
| 0   | I <sub>OLIM</sub> [0] | 1   | Y                   | Y               | r/w |                                                                                                                     |                                                              |

**REG 06H**

| Bit | Name                      | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                    | Comment                                                                                                  |
|-----|---------------------------|-----|---------------------|-----------------|-----|------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| 7   | R <sub>BATT_CMP</sub> [2] | 0   | Y                   | Y               | r/w | 80mΩ                                           | Used to compensate for the battery internal resistance and protection IC resistance.<br><br>Default: 0mΩ |
| 6   | R <sub>BATT_CMP</sub> [1] | 0   | Y                   | Y               | r/w | 40mΩ                                           |                                                                                                          |
| 5   | R <sub>BATT_CMP</sub> [0] | 0   | Y                   | Y               | r/w | 20mΩ                                           |                                                                                                          |
| 4   | Reserved                  | 0   | N/A                 | N/A             | N/A | N/A                                            | Bit reserved.                                                                                            |
| 3   | Reserved                  | 0   | N/A                 | N/A             | N/A | N/A                                            |                                                                                                          |
| 2   | Reserved                  | 0   | N/A                 | N/A             | N/A | N/A                                            |                                                                                                          |
| 1   | T <sub>REG</sub> [1]      | 1   | Y                   | Y               | r/w | 00: 60°C<br>01: 80°C<br>10: 100°C<br>11: 120°C | Default: 120°C                                                                                           |
| 0   | T <sub>REG</sub> [1]      | 1   | Y                   | Y               | r/w |                                                |                                                                                                          |

**REG 07H**

| Bit | Name         | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                            | Comment                                                                                  |
|-----|--------------|-----|---------------------|-----------------|-----|--------------------------------------------------------|------------------------------------------------------------------------------------------|
| 7   | USB_DET_EN   | 0   | Y                   | Y               | r/w | 0: not in DP/DM detection<br>1: forced DP/DM detection | Used to detect DM1/DP1 and DM2/DP2.<br>After reset, this bit go back to 0 automatically. |
| 6   | Reserved     | 0   | N/A                 | N/A             | r/w | N/A                                                    | Bit reserved.                                                                            |
| 5   | Reserved     | 0   | Y                   | Y               | r/w | N/A                                                    | Must be set to 0.                                                                        |
| 4   | Reserved     | 0   | Y                   | Y               | r/w | N/A                                                    | Must be set to 0.                                                                        |
| 3   | EN_NTC       | 1   | Y                   | Y               | r/w | 0: disable<br>1: enable                                | Default: enable                                                                          |
| 2   | Q1_DIS       | 0   | Y                   | N               | r/w | 0: Q1 is forced on<br>1: Q1 is forced off              | Default: forced on                                                                       |
| 1   | INT_MASK [1] | 1   | Y                   | Y               | r/w | 0: no INT during CHG_FAULT<br>1: INT in CHG_FAULT      | Default: INI in CHG_FAULT                                                                |
| 0   | INT_MAST [0] | 1   | Y                   | Y               | r/w | 0: no INT during BAT_FAULT<br>1: INT in BAT_FAULT      | Default: INI in BAT_FAULT                                                                |



## REG 08H

| Bit | Name          | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                            | Comment                                          |
|-----|---------------|-----|---------------------|-----------------|-----|----------------------------------------|--------------------------------------------------|
| 7   | CHIP_STAT [1] | 0   | Y                   | Y               | r   | 00: none<br>01: USB1 is SDP or CDP     |                                                  |
| 6   | CHIP_STAT [0] | 0   | Y                   | Y               | r   | 10: USB1 is DCP or Apple<br>11: boost  |                                                  |
| 5   | CHG_STAT [1]  | 0   | Y                   | Y               | r   | 00: not charging<br>01: trickle charge |                                                  |
| 4   | CHG_STAT [0]  | 0   | Y                   | Y               | r   | 10: charge<br>11: charge done          |                                                  |
| 3   | PPM_STAT      | 0   | Y                   | Y               | r   | 0: no PPM<br>1: VINPPM or IINPPM       |                                                  |
| 2   | PG_STAT       | 0   | Y                   | Y               | r   | 0: VIN not good<br>1: VIN good         | $V_{IN} > 3.45V$ and $V_{IN} > V_{BATT} + 460mV$ |
| 1   | THERM_STAT    | 0   | Y                   | Y               | r   | 0: normal<br>1: thermal regulation     |                                                  |
| 0   | Reserved      | 0   | N/A                 | N/A             | N/A | N/A                                    | Bit reserved.                                    |

## REG 09H

| Bit | Name           | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                               | Comment |
|-----|----------------|-----|---------------------|-----------------|-----|---------------------------------------------------------------------------|---------|
| 7   | WATCHDOG_FAULT | 0   | Y                   | N               | r   | 0: normal<br>1: watchdog timer expiration                                 |         |
| 6   | BST_FAULT      | 0   | Y                   | Y               | r   | 0: normal<br>1: SYS short circuit, or PMID OVP, battery UVLO              |         |
| 5   | IC_FAULT [1]   | 0   | Y                   | Y               | r   | 000: normal                                                               |         |
| 4   | IC_FAULT [0]   | 0   | Y                   | Y               | r   | 010: USB1 UV or OV                                                        |         |
| 3   | IC_FAULT       | 0   | Y                   | Y               | r   | 101: thermal shutdown<br>110: safety timer expiration<br>001: battery OVP |         |
| 2   | NTC_FAULT [2]  | 0   | Y                   | Y               | r   | 000: normal                                                               |         |
| 1   | NTC_FAULT [1]  | 0   | Y                   | Y               | r   | 001: NTC cold                                                             |         |
| 0   | NTC_FAULT [0]  | 0   | Y                   | Y               | r   | 010: NTC cool<br>011: NTC warm<br>100: NTC hot                            |         |

**REG 0AH**

| Bit | Name     | POR | Reset by<br>REG_RST | Reset by<br>WTD | RW  | Description             | Comment       |
|-----|----------|-----|---------------------|-----------------|-----|-------------------------|---------------|
| 7   | Reserved | N/A | N/A                 | N/A             | N/A | N/A                     | Bit reserved. |
| 6   | Reserved | N/A | N/A                 | N/A             | N/A | N/A                     | Bit reserved. |
| 5   | PN [2]   | 0   | N                   | N               | r   | 011: MP2698             |               |
| 4   | PN [1]   | 1   | N                   | N               | r   |                         |               |
| 3   | PN [0]   | 1   | N                   | N               | r   |                         |               |
| 2   | NTC_TYPE | 1   | N                   | N               | r   | 0: standard<br>1: JEITA |               |
| 1   | Rev [1]  | 0   | N                   | N               | r   | 00: first rev           |               |
| 0   | Rev [0]  | 0   | N                   | N               | r   |                         |               |

**REG 0BH**

| Bit | Name        | POR | Reset by<br>REG_RST | Reset by<br>WTD | RW | Description                                                    | Comment                                                                                                                   |
|-----|-------------|-----|---------------------|-----------------|----|----------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|
| 7   | VIN_DSG     | 0   | Y                   | Y               | w  | 0: disable VIN discharge<br>1: enable VIN discharge            |                                                                                                                           |
| 6   | I2C_CTRL    | 1   | Y                   | N               | w  | 1: enable I <sup>2</sup> C control mode                        | 1: I <sup>2</sup> C mode, the protocol can be implemented step-by-step by the MCU.<br>Write this bit to 1 after power-up. |
| 5   | USB1_RDY    | 1   | Y                   | N               | w  | 0: disable USB1 charge<br>1: enable USB1 charge                |                                                                                                                           |
| 4   | Reserved    | 0   | Y                   | Y               | w  | N/A                                                            | Bit reserved.                                                                                                             |
| 3   | Reserved    | 0   | Y                   | Y               | w  | N/A                                                            | Bit reserved.                                                                                                             |
| 2   | Reserved    | 0   | Y                   | Y               | w  | N/A                                                            | Bit reserved.                                                                                                             |
| 1   | Reserved    | 0   | Y                   | Y               | w  | N/A                                                            | Bit reserved.                                                                                                             |
| 0   | USB1_EN_DET | 0   | Y                   | Y               | w  | 0: disable USB1 type detection<br>1: start USB1 type detection | Used to detect DM1/DP1.<br>After reset, this bit goes back to 0 automatically.                                            |

**REG 0CH**

| Bit | Name         | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                           | Comment                                                                                          |
|-----|--------------|-----|---------------------|-----------------|-----|-----------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|
| 7   | IBATT_P K[2] | 1   | Y                   | Y               | r/w | 000: 3.3A<br>001: 5.7A<br>010: 4.5A<br>011: 6.8A<br>100: 8.0A         | Program the peak current limit of the switching MOSFETs.<br>In buck mode, set these bits to 100. |
| 6   | IBATT_P K[1] | 0   | Y                   | Y               | r/w |                                                                       |                                                                                                  |
| 5   | IBATT_P K[0] | 0   | Y                   | Y               | r/w |                                                                       |                                                                                                  |
| 4   | SYS_DSG      | 0   | Y                   | Y               | r/w | 0: disable SYS discharge<br>1: enable SYS discharge                   |                                                                                                  |
| 3   | Reserved     | 1   | N/A                 | N/A             | N/A | N/A                                                                   | Bit reserved.                                                                                    |
| 2   | Reserved     | 0   | N/A                 | N/A             | N/A | N/A                                                                   | Bit reserved.                                                                                    |
| 1   | USB2_EN_DET  | 0   | Y                   | Y               | r/w | 0: disable USB2 type detection<br>1: start USB2 type detection        | Used to detect DM2/DP2.<br>After reset, this bit goes back to 0 automatically.                   |
| 0   | USB2_EN_PLUG | 0   | Y                   | Y               | r/w | 0: disable USB2 plug-in detection<br>1: enable USB2 plug-in detection |                                                                                                  |

**REG 0DH**

| Bit | Name         | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                                  | Comment                                                                                                                                                                   |
|-----|--------------|-----|---------------------|-----------------|-----|------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | Reserved     | N/A | N/A                 | N/A             | N/A | N/A                                                                          | Bit reserved.                                                                                                                                                             |
| 6   | BATT_UVLO    | 0   | Y                   | N               | r   | 0: battery not ULVO<br>1: battery UVLO                                       | When battery UVLO occurs, this bit is set to 1. Boost is latched off. This bit is reset to 0 when the battery is charged again and V <sub>BATT</sub> is higher than 2.9V. |
| 5   | Q2_OC        | 0   | Y                   | Y               | r   | 0: Q2 not over current<br>1: Q2 over current                                 | REG01H bit[7] > 0 to clear this bit.                                                                                                                                      |
| 4   | Reserved     | 0   | N/A                 | N/A             | N/A | N/A                                                                          | Bit reserved for SYS short circuit.                                                                                                                                       |
| 3   | PMID_OK      | 0   | Y                   | Y               | r   | 0: PMID voltage is not good<br>1: PMID voltage is good                       |                                                                                                                                                                           |
| 2   | USB2_plug_in | 0   | Y                   | Y               | r   | 0: USB2 is not plugged in<br>1: USB2 is plugged in                           |                                                                                                                                                                           |
| 1   | USB1_plug_in | 0   | Y                   | Y               | r   | 0: USB1 is not plugged in<br>1: USB1 is plugged in                           | V <sub>IN</sub> > 3.45V and V <sub>IN</sub> > V <sub>BATT</sub> + 460mV                                                                                                   |
| 0   | USB1_GT_1V   | 0   | Y                   | Y               | r   | 0: USB1 voltage is not greater than 1V<br>1: USB1 voltage is greater than 1V |                                                                                                                                                                           |

**REG 0EH**

| Bit | Name     | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                        | Comment       |
|-----|----------|-----|---------------------|-----------------|-----|----------------------------------------------------|---------------|
| 7   | Reserved | N/A | N/A                 | N/A             | N/A | N/A                                                | Bit reserved. |
| 6   | Reserved | N/A | N/A                 | N/A             | N/A | N/A                                                | Bit reserved. |
| 5   | USB1_OV  | 0   | Y                   | Y               | r   | 0: USB1 not over voltage<br>1: USB1 over voltage   |               |
| 4   | USB1_UV  | 0   | Y                   | Y               | r   | 0: USB1 not under voltage<br>1: USB1 under voltage |               |
| 3   | Reserved | 0   | Y                   | Y               | r   | N/A                                                | Bit reserved. |
| 2   | Reserved | 0   | Y                   | Y               | r   | N/A                                                | Bit reserved. |
| 1   | Reserved | 0   | Y                   | Y               | r   | N/A                                                | Bit reserved. |
| 0   | Reserved | 0   | Y                   | Y               | r   | N/A                                                | Bit reserved. |

**REG 0FH**

| Bit | Name         | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                                                                                       | Comment                                    |
|-----|--------------|-----|---------------------|-----------------|-----|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|
| 7   | Reserved     | N/A | N/A                 | N/A             | N/A | N/A                                                                                                                               | Bit reserved.                              |
| 6   | USB2_TYPE[2] | 0   | Y                   | Y               | r   | 000: none<br>001: SDP<br>010: Apple<br>011: DCP                                                                                   | Auto-generated by USB2-type detection.     |
| 5   | USB2_TYPE[1] | 0   | Y                   | Y               | r   |                                                                                                                                   |                                            |
| 4   | USB2_TYPE[0] | 0   | Y                   | Y               | r   |                                                                                                                                   |                                            |
| 3   | USB1_TYPE[3] | 0   | Y                   | Y               | r   | 0000: none<br>0001: SAMSUNG 1.2V<br>0010: Apple 1A<br>0011: Apple 2.1A<br>0100: Apple 2.4A<br>0101: SDP<br>0110: CDP<br>0111: DCP | Auto-generated by the USB1-type detection. |
| 2   | USB1_TYPE[2] | 0   | Y                   | Y               | r   |                                                                                                                                   |                                            |
| 1   | USB1_TYPE[1] | 0   | Y                   | Y               | r   |                                                                                                                                   |                                            |
| 0   | USB1_TYPE[0] | 0   | Y                   | Y               | r   |                                                                                                                                   |                                            |

**REG 12H**

| Bit | Name      | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                | Comment |
|-----|-----------|-----|---------------------|-----------------|-----|----------------------------|---------|
| 7   | VBATT [7] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /2   |         |
| 6   | VBATT [6] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /4   |         |
| 5   | VBATT [5] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /8   |         |
| 4   | VBATT [4] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /16  |         |
| 3   | VBATT [3] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /32  |         |
| 2   | VBATT [2] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /64  |         |
| 1   | VBATT [1] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /128 |         |
| 0   | VBATT [0] | 0   | Y                   | Y               | r   | V <sub>BATT_REG</sub> /256 |         |

**REG 13H**

| Bit | Name        | POR | Reset by<br>REG_RST | Reset by<br>WTD | R/W | Description                                                                                         | Comment       |
|-----|-------------|-----|---------------------|-----------------|-----|-----------------------------------------------------------------------------------------------------|---------------|
| 7   | Reserved    | N/A | N/A                 | N/A             | N/A | N/A                                                                                                 | Bit reserved. |
| 6   | Reserved    | N/A | N/A                 | N/A             | N/A | N/A                                                                                                 | Bit reserved. |
| 5   | Reserved    | N/A | N/A                 | N/A             | N/A | N/A                                                                                                 | Bit reserved. |
| 4   | EN_LED_CTRL | 0   | Y                   | N               | r/w | 0: disable I <sup>2</sup> C write FG_LEDs on/off<br>1: enable I <sup>2</sup> C write FG_LEDs on/off |               |
| 3   | LED[3]      | 0   | Y                   | N               | r/w | 0: off<br>1: on                                                                                     |               |
| 2   | LED[2]      | 0   | Y                   | N               | r/w | 0: off<br>1: on                                                                                     |               |
| 1   | LED[1]      | 0   | Y                   | N               | r/w | 0: off<br>1: on                                                                                     |               |
| 0   | LED[0]      | 0   | Y                   | N               | r/w | 0: off<br>1: on                                                                                     |               |

## OTP MAP

| #    | Bit7                       | Bit6                   | Bit5                         | Bit4 | Bit3                | Bit2                     | Bit1 | Bit0 |
|------|----------------------------|------------------------|------------------------------|------|---------------------|--------------------------|------|------|
| 0x00 | N/A                        | Vin regulation voltage |                              |      |                     | Iin limit                |      |      |
| 0x02 | Charge current             |                        |                              |      |                     |                          | N/A  |      |
| 0x03 | Pre-charge current         |                        |                              |      | Termination current |                          |      |      |
| 0x04 | Battery regulation voltage |                        |                              |      |                     |                          | N/A  |      |
| 0x05 | N/A                        |                        |                              |      |                     | SYS output current limit |      |      |
| 0x0B | N/A                        |                        | USB1 Charge enabled/disabled |      | N/A                 |                          |      |      |

## OTP DEFAULT

| OTP Items                    | Default            |
|------------------------------|--------------------|
| Vin regulation voltage       | 4.68V              |
| Iin limit                    | 3000mA             |
| Charge current               | 2500mA             |
| Pre-charge current           | 400mA              |
| Termination current          | 200mA              |
| Battery regulation voltage   | 4.35V              |
| SYS output current limit     | 3.6A               |
| USB1 charge enabled/disabled | Enable USB1 charge |

## APPLICATION INFORMATION

### NTC Function in Charge Mode

An internal resistor divider sets the low temperature threshold ( $V_{COLD}$ ) and high temperature threshold ( $V_{HOT}$ ) at  $71\% \cdot V_{REFNTC}$  and  $48.1\% \cdot V_{REFNTC}$ , respectively. For a given NTC thermistor, select an appropriate  $R_{T1}$  and  $R_{T2}$  to set the NTC window using Equation (3) and Equation (4):

$$\frac{V_{COLD}}{V_{REFNTC}} = \frac{R_{T2} // R_{NTC\_COLD}}{R_{T1} + R_{T2} // R_{NTC\_COLD}} = T_{COLD} = 71\% \quad (3)$$

$$\frac{V_{HOT}}{V_{REFNTC}} = \frac{R_{T2} // R_{NTC\_HOT}}{R_{T1} + R_{T2} // R_{NTC\_HOT}} = T_{HOT} = 48.1\% \quad (4)$$

Where  $R_{NTC\_HOT}$  is the value of the NTC resistor at the upper bound of its operating temperature range, and  $R_{NTC\_COLD}$  is the value of the NTC resistor at the lower bound of its operating temperature range.

The two resistors,  $R_{T1}$  and  $R_{T2}$ , determine the upper and lower temperature limits independently. This flexibility allows the MP2698 to operate with most NTC resistors for different temperature range requirements. Calculate  $R_{T1}$  and  $R_{T2}$  with Equation (5) and Equation (6):

$$R_{T1} = \frac{R_{NTC\_HOT} \times R_{NTC\_COLD} \times (T_{COLD} - T_{HOT})}{T_{COLD} \times T_{HOT} \times (R_{NTC\_COLD} - R_{NTC\_HOT})} \quad (5)$$

$$R_{T2} = \frac{R_{NTC\_HOT} \times R_{NTC\_COLD} \times (T_{COLD} - T_{HOT})}{T_{HOT} \times (1 - T_{COLD}) \times R_{NTC\_COLD} - T_{COLD} \times (1 - T_{HOT}) \times R_{NTC\_HOT}} \quad (6)$$

For example, the NCP18XH103 thermistor has the following electrical characteristics:

- At  $0^{\circ}\text{C}$ ,  $R_{NTC\_Cold} = 27.22\text{k}\Omega$
- At  $50^{\circ}\text{C}$ ,  $R_{NTC\_Hot} = 4.16\text{k}\Omega$

Based on Equation (5) and Equation (6),  $R_{T1} = 3.29\text{k}\Omega$  and  $R_{T2} = 11.46\text{k}\Omega$  are suitable for an NTC window between  $0^{\circ}\text{C}$  and  $50^{\circ}\text{C}$ . Choose approximate values (e.g.:  $R_{T1} = 3.32\text{k}\Omega$  and  $R_{T2} = 11.5\text{k}\Omega$ ).

If no external NTC is available, connect  $R_{T1}$  and  $R_{T2}$  to keep the voltage on the NTC pin within the valid NTC window (e.g.:  $R_{T2} = 10\text{k}\Omega$ ,  $R_{T1} = 5.1\text{k}\Omega$ ).

For convenience, an NTC thermistor design spreadsheet is available for reference. Contact

an MPS FAE for this spreadsheet if necessary.

### Selecting the Inductor

Inductor selection is a trade-off between cost, size, and efficiency. A lower inductance value corresponds with smaller size but results in higher current ripple, higher magnetic hysteretic losses, and higher output capacitances. However, a higher inductance value benefits from lower ripple current and smaller output filter capacitors, but results in higher inductor DC resistance (DCR) loss.

Choose an inductor that will not saturate under the worst-case load condition.

When the MP2698 works in charge mode (as a buck converter), estimate the required inductance with Equation (7):

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L\_MAX}} \times \frac{V_{BATT}}{V_{IN} \times f_{SW}} \quad (7)$$

Where  $V_{IN}$  is the typical input voltage,  $V_{BATT}$  is the CC charge threshold,  $f_{SW}$  is the switching frequency, and  $\Delta I_{L\_MAX}$  is the maximum peak-to-peak inductor current (usually 30 - 40% of the CC charge current).

For a typical 5V input voltage and 35% inductor current ripple at the corner point between trickle charge and CC charge ( $V_{BATT} = 3\text{V}$ ,  $I_{CC} = 2.5\text{A}$ ), an inductance of  $2.2\mu\text{H}$  fits best.

When the MP2698 works in boost mode (as a boost converter), the required inductance value can be calculated with Equation (8), Equation (9), and Equation (10):

$$L = \frac{V_{BATT} \times (V_{SYS} - V_{BATT})}{V_{SYS} \times f_{SW} \times \Delta I_{L\_MAX}} \quad (8)$$

$$\Delta I_{L\_MAX} = 30\% \times I_{BATT(MAX)} \quad (9)$$

$$I_{BATT(MAX)} = \frac{V_{SYS} \times I_{SYS(MAX)}}{V_{BATT} \times \eta} \quad (10)$$

Where  $V_{BATT}$  is the minimum battery voltage,  $f_{SW}$  is the switching frequency,  $\Delta I_{L\_MAX}$  is the peak-to-peak inductor ripple current (approximately 30% of the maximum battery current  $I_{BATT(MAX)}$ ),  $I_{SYS(MAX)}$  is the system current, and  $\eta$  is the efficiency.



The worst-case inductor current ripple occurs when the battery voltage is 3V and the boost output ( $V_{SYS}$ ) is 5V. Considering 90% efficiency and 1.5μH inductance, a 30% inductor current ripple results.

For best results, use an inductor with an inductance of 2.2μH with a DC current rating no lower than the peak current of the MOSFET.

For higher efficiency, minimize the inductor's DC resistance.

### Selecting the Input Capacitor ( $C_{IN}$ )

The input capacitor ( $C_{IN}$ ) reduces both the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high-frequency switching current from passing to the input. For best results, ceramic capacitors with X7R dielectrics are recommended because of their low ESR and small temperature coefficients. For most applications, a 22μF capacitor is sufficient.

### Selecting the PMID Capacitor ( $C_{PMID}$ )

Select  $C_{PMID}$  at PMID based on the demand of the system current ripple.

In charge mode, the capacitor ( $C_{PMID}$ ) acts as the input capacitor of the buck converter. The input current ripple can be calculated with Equation (11):

$$I_{RMS\_MAX} = I_{CC\_MAX} \times \frac{\sqrt{V_{TC} \times (V_{IN\_MAX} - V_{TC})}}{V_{IN\_MAX}} \quad (11)$$

In boost mode, the capacitor ( $C_{PMID}$ ) is the output capacitor of the boost converter.  $C_{SYS}$  keeps the system voltage ripple small and ensures feedback loop stability. The system current ripple can be calculated with Equation (12):

$$I_{RMS\_MAX} = I_{SYS\_MAX} \times \frac{\sqrt{V_{TC} \times (V_{SYS\_MAX} - V_{TC})}}{V_{SYS\_MAX}} \quad (12)$$

Since the input voltage passes to the system directly,  $V_{IN\_MAX} = V_{SYS\_MAX}$ , and both charge mode and boost mode have the same system current ripple.

For  $I_{CC\_MAX} = 5.0A$  while  $I_{SYS\_MAX} = 3.6A$ ,  $V_{TC} = 3V$ ,  $V_{IN\_MAX} = 6V$ , the maximum ripple current is about 2A. Select the PMID capacitors based on the ripple current temperature rise not exceeding 10°C. For best results, use ceramic capacitors with X7R dielectrics with low ESR and small temperature coefficients. For most applications, use three 22μF capacitors.

### Selecting the Battery Capacitor ( $C_{BATT}$ )

The battery capacitor ( $C_{BATT}$ ) is in parallel with the battery to absorb the high-frequency switching ripple current.

In charge mode, the capacitor ( $C_{BATT}$ ) is the output capacitor of the buck converter. The output voltage ripple can be calculated with Equation (13):

$$\Delta r_{BATT} = \frac{\Delta V_{BATT}}{V_{BATT}} = \frac{1 - V_{BATT}/V_{SYS}}{8 \times C_{BATT} \times f_{SW}^2 \times L} \quad (13)$$

In boost mode, the capacitor ( $C_{BATT}$ ) is the input capacitor of the boost converter. The input voltage ripple is the same as the output voltage ripple calculated from Equation (13).

Both charge mode and boost mode have the same battery voltage ripple. The capacitor ( $C_{BATT}$ ) can be calculated with Equation (14):

$$C_{BATT} = \frac{1 - V_{TC}/V_{SYS\_MAX}}{8 \times \Delta r_{BATT\_MAX} \times f_{SW}^2 \times L} \quad (14)$$

To guarantee ±0.5% BATT voltage accuracy, the maximum BATT voltage ripple must not exceed 0.5% (e.g.: 0.2%). The worst-case scenario occurs at the minimum battery voltage of the CC charge with the maximum input voltage.

For  $V_{SYS\_MAX} = 6V$ ,  $V_{CC\_MIN} = V_{TC} = 3V$ ,  $L = 2.2\mu H$ ,  $f_{SW} = 550kHz$ ,  $\Delta r_{BATT\_MAX} = 0.2\%$ , and  $C_{BATT}$  is 39μF.

Two 22μF ceramic capacitors with X7R dielectrics capacitor in parallel are sufficient.

### PCB Layout Guide Lines


Efficient PCB layout is critical for meeting specified noise, efficiency, and stability requirements. Use a star-ground design to keep the circuit block currents isolated (power-signal/control-signal), which reduces noise-coupling and ground-bounce issues. A single ground plane for this design provides good results. For best results, follow the guidelines below.

1. Minimize the high-side switching node (SW, inductor) trace lengths in the high-current paths.
2. Keep the switching node short and away from all small control signals, especially the feedback network.

3. Place the input capacitor as close to VIN and PGND as possible.
4. Place the local power capacitors, connected from the PMID to PGND, as close to the IC as possible.
5. Place the output inductor close to the IC.
6. Connect the output capacitor between the inductor and PGND of the IC.
7. Connect the power pads for VIN, PMID, SYS, SW, BATT, and PGND to as many coppers planes on the board as possible for high-current applications.

*This improves thermal performance because the board conducts heat away from the IC.*

## TYPICAL APPLICATION CIRCUIT




**Figure 14: MP2698 Application Circuit**

**Table 4: Key BOM of Figure 14**


| Qty | Ref               | Value  | Description                                 | Package | Manufacturer |
|-----|-------------------|--------|---------------------------------------------|---------|--------------|
| 1   | C <sub>IN</sub>   | 10μF   | Ceramic Capacitor;10V; X5R or X7R           | 1206    | Any          |
| 3   | C <sub>PMID</sub> | 22μF*3 | Ceramic Capacitor;10V; X5R or X7R           | 1206    | Any          |
| 1   | C <sub>SYs</sub>  | 1μF    | Ceramic Capacitor;10V; X5R or X7R           | 0603    | Any          |
| 2   | C <sub>BATT</sub> | 22μF*2 | Ceramic Capacitor;6.3V; X5R or X7R          | 0805    | Any          |
| 1   | C <sub>VCC</sub>  | 10uF   | Ceramic Capacitor;6.3V; X5R or X7R          | 0603    | Any          |
| 1   | RS1               | 10mΩ   | Film Resistor;1%                            | 1210    | Any          |
| 1   | L1                | 2.2μH  | Inductor;2.2μH;Low DCR;I <sub>SAT</sub> >6A | SMD     | Any          |

## PACKAGE INFORMATION


### QFN-28 (4mmx4mm)




### TOP VIEW



## ✓ BOTTOM VIEW



### SIDE VIEW



## RECOMMENDED LAND PATTERN

**NOTE:**

- 1) LAND PATTERNS OF PIN 1,9,16 AND 24 HAVE THE SAME LENGTH AND WIDTH.
- 2) LAND PATTERNS OF PIN 25-27 HAVE THE SAME LENGTH AND WIDTH.
- 3) ALL DIMENSIONS ARE IN MILLIMETERS.
- 4) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-220.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.