

# Dual-Loop, Digital, Multi-Phase Controller with PMBus Interface for VR13.HC/AVSBUS

The Future of Analog IC Technology

#### DESCRIPTION

The MP2965 is a dual-loop, digital, multi-phase controller that provides power for the core of the Intel VR13.HC platform and AVSBus control CPU. The MP2965 can work with MPS's Intelli-Phase products to complete the multi-phase voltage regulator (VR) solution with minimal external components. The MP2965 can be configured with up to 7-phase operation for Rail 1 and up to 3-phase operation for Rail 2.

The MP2965 provides an on-chip EEPROM to store and restore device configurations. Device configurations and fault parameters can be easily programmed or monitored via the PMBus/I<sup>2</sup>C interface. The MP2965 can monitor and report output current through the CS output from the Intelli-Phase products.

The MP2965 is based on a unique, digital, multi-phase, non-linear control to provide a fast transient response to the load transient with minimal output capacitors. With only one power loop control method for both steady state and the load transient, the power loop compensation is very easy to configure.

#### **FEATURES**

- Multi-Phase, Dual Output, Digital Controller
- Intel VR13.HC/IMVP9 Compliant
- PMBus/I<sup>2</sup>C and AVSBUS Compliant
- Switching Frequency up to 3MHz
- Pin Programmable for PMBus or Boot-Up Voltage
- Built-In EEPROM to Store Custom Configurations
- Automatic Loop Compensation
- Fewer External Components than a Conventional Analog Controller
- Overshoot Reduction with Non-Linear Control
- Flexible Phase Assignment for Dual Rails
- Auto Phase-Shedding to Improve Overall Efficiency
- Phase-to-Phase Active Current Balancing with Programmable Offsets for Thermal Balance
- Digital Load-Line Regulation
- Detection for Intelli-Phase MOSFET Fault Type and Auto-Record to EEPROM
- Supports 3-Bit PVID Mode
- Supports Over-Clocking Mode
- Line-Floating Detection
- Input and Output Voltage, Current, and Power Monitoring
- Regulator Temperature Monitoring
- UVLO, OVP, UVP, OCP, and OTP with No Action, Latch, Retry, or Hiccup Options
- Supports PMBus Write or Read Protection with Password or Pin Set
- Available in an RoHS-Compliant QFN-48 (6mmx6mm) Package

# **APPLICATIONS**

- Server Core Voltage
- Graphic Card Core Regulators
- Telecom and Networking Systems
- Base Stations

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



# TYPICAL APPLICATION




Figure 1: Intel SVID 6+1 Application



# **TYPICAL APPLICATION** (continued)




Figure 2: PVID 6+1 Application

3



# **TYPICAL APPLICATION** (continued)




Figure 3: AVSBus 6+1 Application



# **ORDERING INFORMATION**

Part Number*	Package	Top Marking	
MP2965GQK-xxxx**	QFN-48 (6mmx6mm)	See Below	

\* For Tape & Reel, add suffix -Z (e.g.: MP2965GQK-xxxx-Z)


# **TOP MARKING**

MPSYYWW MP2965

LLLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP2965: Part number LLLLLLLL: Lot number

#### PACKAGE REFERENCE



<sup>\*\* &</sup>quot;xxxx" is the configuration code identifier for the register settings stored in the EEPROM. Each "x" can have a hexadecimal value between 0 and F. Please contact an MPS FAE to create this unique number.



# ABSOLUTE MAXIMUM RATINGS (1) VDD33.....--0.3V to +4V VDD18.....-0.3V to +2.2V VORTN1/2.....-0.3V to +0.3V IIN SENN, IIN SENP.....-0.3V to +15V CS1 to CS7, PWM1 to PWM7, VFB1/2, VDIFF1/2, VOSEN1/2, VRRDY1/2, VRHOT#, SCL P, SDA P, ALT P#, PWR IN ALT# .....-0.3V to +4V All other pins .....-0.3V to +2.2V Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)}$ ......3.4W Junction temperature ...... 150°C Storage temperature .....-65°C to +150°C Recommended Operating Conditions (3) VDD33.....+3.0V to +3.6V

Operating junction temp. (T<sub>J</sub>)....-40°C to +125°C

Thermal Resistance	ce <sup>(4)</sup>	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN-48 (6mmx6mm)		30	3	.°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 6-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

VDD33 = 3.3V, EN1/2 = 1V, current going into pin is positive,  $T_J$  = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Remote Sense Amplifier						
Bandwidth (5)	GBW <sub>(RSA)</sub>			20		MHz
VORTN1/2 current	I <sub>VORTN1,2</sub>	EN = 1V, V <sub>VOSEN1/2</sub> = 3V, V <sub>VORTN1/2</sub> = 0V	-200	-40		μA
VOSEN1/2 current	I <sub>VOSEN1,2</sub>	$EN = 1V, V_{VOSEN1/2} = 3V,$ $V_{ORTN1/2} = 0V$		90	200	μA
Oscillator						
Frequency	f <sub>osc</sub>	$V_{IREF}$ = 1.23V, $R_{IREF}$ = 61.9k $\Omega$		1.56		MHz
System Interface Control II						l .
EN1, EN2						
Input low voltage	VIL <sub>(EN)</sub>				0.4	V
Input high voltage	VIH <sub>(EN)</sub>		8.0			V
Enable high leakage	IIH <sub>(EN)</sub>	EN = 3.3V		3	8	μA
Thermal Throttling Control						
VRHOT# low output impedance		I <sub>VRHOT</sub> # = 20mA,		8	13	Ω
VRHOT# high leakage current		V <sub>VRHOT</sub> = 1.8V	-3		3	μA
IMON1, IMON2 Output	•					ı
Current gain	I <sub>MON</sub> /I <sub>CS_SUM</sub>	Measured from $I_{CS\_SUM}$ to $I_{IMON,}$ $I_{CS\_SUM}$ = 2mA		1:16		A/A
Current gain accuracy		I <sub>CS_SUM</sub> = 2mA, T <sub>A</sub> =25°C	-1		1	%
IIN Sense (5)						
Digital I <sub>IN</sub> error		V <sub>IN</sub> = 12V, I <sub>IN_SENN</sub> = 0.1mA	-1		1	%
I <sub>IN</sub> amplifier input offset		V <sub>IN</sub> = 12V	-0.2		0.2	mV
PWM Comparator (Rail 1/2)	) <sup>(5)</sup>					
Propagation delay	t <sub>PD</sub>			10		ns
Common mode range			0		2.1	V
VFB- Window Comparator	(Rail 1/2, VFI	B & VREF - 25mV) <sup>(5)</sup>				
Propagation delay	<b>t</b> PD			10		ns
Common mode range			0		2.1	V
VFB+ Window Comparator	(Rail 1/2, VF	B & VREF + 20mV) <sup>(5)</sup>				
Propagation delay	t <sub>PD</sub>			10		ns
Common mode range			0		2.1	V



# **ELECTRICAL CHARACTERISTICS** (continued)

VDD33 = 3.3V, EN1/2 = 1V, current going into pin is positive, T<sub>J</sub> = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
<b>Protection Comparators (F</b>	Rail 1/2, UVP,	OVP, RVP)				
		Relative to reference DAC voltage, VDIFF unit gain, OV/UV_VTH_SEL = 1		-140		mV
Under-voltage threshold	V <sub>DIFF</sub> (UV)	Relative to reference DAC voltage, VDIFF unit gain, OV/UV_VTH_SEL = 2		-220		mV
		Relative to reference DAC voltage, VDIFF gain = 1, OV/UV_VTH_SEL = 4		-300		mV
		Relative to reference DAC voltage, VDIFF unit gain, OV/UV_VTH_SEL = 1		140		mV
	V <sub>DIFF</sub> (OV2)	Relative to reference DAC voltage, VDIFF unit gain, OV/UV_VTH_SEL = 2		220		mV
Over-voltage threshold		Relative to reference DAC voltage, VDIFF unit gain, OV/UV_VTH_SEL = 4		300		mV
	V <sub>DIFF</sub> (OV1)	Relative to OVP1 DAC voltage, VOUT_MAX + VOUT_OFFSET = 2.3V, The maximum OVP1 voltage is 2.3V.		400		mV
Reverse-voltage detection threshold (5)	V <sub>VOSEN</sub> (RV)	Relative to VORTN		300		mV
VDD33 Supply						
Supply current	I <sub>VDD33</sub>	EN1/2 = high. 6+1-phase configuration.		30		mA
		EN1/2 = 0V, low-power mode		150		μA
UVLO threshold voltage	VDD33 <sub>UVLO</sub>	VDD33 is rising		2.86	2.98	V
OVLO lillesilola voltage	<b>VDD33</b> 0VL0	VDD33 is falling	2.68	2.82		
UVLO hysteresis	VDD33 <sub>HYS</sub>			40		mV
1.8V Regulator						
1.8V regulator output voltage	VDD18	I <sub>VDD18</sub> = 0mA		1.8		V
1.8V regulator load capability	IVDD18	VOL = VDD18 - 40mV		30		mA
PWM Outputs						
Output low voltage	Vol (PWM)	I <sub>PWM(SINK)</sub> = 400μA		10	200	mV
Output middle voltage	V <sub>OM (PWM)</sub>	I <sub>PWM</sub> (SOURCE) = -100µA	1.2	1.35	1.5	V
Output high voltage	V <sub>OH (PWM)</sub>	I <sub>PWM</sub> (SOURCE) = -400μA	3.1	VDD33 - 0.02		V
Rise and fall time (5)		C = 10pF		10		ns
PWM tri-state leakage		PWM = 1.5V, EN = 0V	-1		1	μA



# **ELECTRICAL CHARACTERISTICS** (continued)

VDD33 = 3.3V, EN1/2 = 1V, current going into pin is positive, T<sub>J</sub> = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
SVID/AVSBUS Interface			<u> </u>		U.	J.
CPU interface voltage	VIL	Logic low			0.45	V
(SDIO, SCLK)	V <sub>IH</sub>	Logic high	0.65			V
(AVS_MOSI, AVS_CLK)	V <sub>HYS</sub>	Hysteresis		50		mV
Leakage current (SDIO, SCLK, ALT#), (AVS_MOSI, AVS_CLK, AVS_MISO)	IL	0V to VTT	-10		10	μA
Pad capacitance (SDIO, SCLK, ALT#) (AVS_MOSI, AVS_CLK, AVS_MISO) (5)	C <sub>PAD</sub>				4	рF
Pin capacitance (SDIO, SCLK, ALT#) (AVS_MOSI, AVS_CLK, AVS_MISO) (5)	Сым				5	pF
Buffer on resistance (SDIO, SCLK, ALT#) (AVS_MOSI, AVS_CLK, AVS_MISO) (5)	Ron			7	12	Ω
Maximum voltage (SDIO, SCLK, ALT#) (AVS_MOSI, AVS_CLK, AVS_MISO) (5)	V <sub>MAX</sub>	Transient voltage including ringing	-0.3		2.1	V
Slew rate (SDIO, SCLK, ALT#) (AVS_MOSI, AVS_CLK, AVS_MISO) (5)		2nH, 4pF load	0.5		2	V/ns
VR clock-to-data delay (5)			4		8.3	ns
Set-up time <sup>(5)</sup>				7		ns
Hold time (5)				14		ns
VID-DAC (Reference Voltage	ge for Rail 1/	(2)				
Danga	EQ	5mV VID step mode, remote sense amplifier unit gain		1.36		V
Range	FS <sub>DAC</sub> VID	5mV VID step mode, remote sense amplifier unit gain		2.72		V
Posolution/LSP (5)	A	5mV VID step mode		5		mV
Resolution/LSB (5)	$\Delta$ DAC VID	10mV VID step mode		10		mV
Output voltage slew rate (5)				100		mV/μs
ADC						
ADC Voltage Reference		TA=25°C	1.584	1.6	1.616	V
ADC resolution (5)				10		bits



# **ELECTRICAL CHARACTERISTICS** (continued)

VDD33 = 3.3V, EN1/2 = 1V, current going into pin is positive,  $T_J$  = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
DNL (5)					1	LSB
Sample rate (5)				780		kHz
<b>VOUT DC Calibration DAC</b>	(V <sub>OUT</sub> DC Ca	libration for Rail 1/2) <sup>(5)</sup>				
Range	FS <sub>DAC_VO</sub>			350		mV
Resolution/LSB	$\Delta$ dac_vo			8		bit
OCP_Phase DAC (OCP_Ph	ase Protecti	on for Rail 1/2)				•
Range	FS <sub>DAC_OC-PH</sub>		0.17		2.72	V
Resolution/LSB (5)	$\Delta$ DAC_OC-PH			10		mV
Power Management Featur	es					
V <sub>IN</sub> UVLO turn-on threshold	V <sub>IN ON</sub>	VIN_ON (35h) = 0xE850, adjustable via PMBus		10		V
V <sub>IN</sub> UVLO turn-off threshold	V <sub>IN OFF</sub>	VIN_ON (35h) = 0xE848, adjustable via PMBus		9		V
PMBus DC Characteristics	(ALT_P, SD	A_P, SCL_P)				
Input high voltage	V <sub>IH</sub>	SCL_P, SDA_P	1.35			V
Input low voltage	VIL	SCL_P, SDA_P			0.8	V
Input leakage current		SCL_P, SDA_P, ALT_P	-10		10	μA
Output low voltage (5)	Vol	ALT_P sinks 2mA			400	mV
Maximum voltage (5)	V <sub>MAX</sub>	Transient voltage including ringing	-0.3	3.3	3.6	V
Pin capacitance (5)	CPIN				10	pF
PMBus Timing Characteris	tics <sup>(5) (6)</sup>					
Operating frequency range			10		1000	kHz
Bus free time		Between stop and start condition	0.5			μs
Holding time			0.26			μs
Repeated start condition set-up time			0.26			μs
Stop condition set-up time			0.26			μs
Data hold time			0			ns
Data set-up time			50			ns
Clock low time out			25		35	ms
Clock low period			0.5			μs
Clock high period			0.26		50	μs
Clock/data fall time					120	ns
Clock/data rise time					120	ns

#### NOTES:

Guaranteed by design or characterization data, not tested in production.

The device supports 100kHz, 400kHz, and 1MHz bus speeds. The PMBus timing parameters in this table is for operation at 1MHz. If the PMBus operating frequency is 100kHz and 400kHz, refer to the SMBus specification for timing parameters.



# **PIN FUNCTIONS**

Pin#	Name	I/O	Description
1	CS5	A[I]	
2	CS4	A[I]	
3	CS3	A[I]	Phase1~5 current sense input. Connected any unused CS pins to CS_SUM1 or CS_SUM2.
4	CS2	A[I]	101 CS_SOIVIZ.
5	CS1	A[I]	
6	VDIFF1	A[O]	Differential remote sense amplifier output of Rail 1.
7	VFB1	A[I/O]	<b>Feedback of Rail 1.</b> VFB1 sources a current proportional to the sensed output current (IDROOP1). This current flows through the resistor (RDROOP1) between VFB1 and VDIFF1 to create a voltage drop proportional to the load current. Select a resistor between VDIFF1 and VFB1 to set a proper load line.
8	VOSEN1	A[I]	<b>Positive remote voltage sense input of Rail 1.</b> VOSEN1 is connected directly to the VR output voltage at the load and should be routed differentially with VORTN1.
9	VORTN1	A[I]	Remote voltage sensing return input of Rail 1. VORTN1 is connected directly to ground at the load and should be routed differentially with VOSEN1.
10	VDIFF2	A[O]	Differential remote sense amplifier output of Rail 2.
11	VFB2	A[I/O]	<b>Feedback of Rail 2.</b> VFB2 sources a current proportional to the sensed output current (IDROOP2). This current flows through the resistor (RDROOP2) between VFB2 and VDIFF2 to create a voltage drop proportional to the load current. Select the resistor between VDIFF2 and VFB2 to set a proper load line.
12	VOSEN2	A[I]	Positive remote voltage sense input of Rail 2. VOSEN2 is connected directly to the VR output voltage at the load and should be routed differentially with VORTN2.
13	VORTN2	A[I]	Remote voltage sensing return input of Rail 2. VORTN2 is connected directly to ground at the load and should be routed differentially with VOSEN2.
14	CS_SUM1	A[I]	<b>Total phase current sensing input of Rail 1.</b> CS_SUM1 is used for the load-line and over-current protections of Rail 1. Connect the active-phase CS signals of Rail 1 together to CS_SUM1 through the current sense resistors.
15	CS_SUM2	A[I]	<b>Total phase current sensing input of Rail 2.</b> CS_SUM2 is used for the load-line and over-current protections of rail2. Connect the active-phase CS signals of Rail 2 together to CS_SUM2 through the current sense resistors.
16	IMON1	A[I/O]	Analog total average current sensing signal of Rail 1. IMON1 sources a current proportional to the sensed total average current from CS_SUM1. IMON1 is used for load current reporting of Rail 1. Connect a resistor from IMON1 to AGND to convert the current into voltage.
17	IMON2	A[I/O]	Analog total average current sensing signal of Rail 2. IMON2 sources a current proportional to the sensed total average current from CS_SUM2. IMON2 is used for the load current reporting of Rail 2. Connect a resistor from IMON2 to AGND to convert the current into voltage.
18	IREF	A [I/O]	Internal bias current set. Connect a 61.9kΩ, 1% accuracy resistor to AGND.
19	VTEMP	A [I]	Analog temperature report signal from the VR to the controller. VTEMP indicates the maximum temperature of the power stage. The MP2965 supports temperature sensing from the Intelli-Phase. All VTEMP pins of the power stage tie together to produce the maximum voltage value of the VTEMP bus.



# PIN FUNCTIONS (continued)

Pin#	Name	I/O	Description		
20	IIN_SENN	A[I]	Negative input of the remote input current sense amplifier. Connect a voltage to the current converting resistor ( $R_{\text{IV}}$ ) from the positive node of the input current sensing resistor to IIN_SENN.		
21	IIN_SENP	A[I]	Positive input of the remote input current sense amplifier. Connect IIN_SENP to the negative node of the input current sensing resistor.		
22	IIN	A [I/O]	<b>Analog total input current signal.</b> IIN sources a current proportional to the sensed system input current from IIN_SENP and IIN_SENN. Connect a resistor from IIN to AGND to convert the current into voltage.		
23	ADDR_PL	A[I]	PMBus address 4-LSB setting.		
24	VDD18	Power	<b>1.8V LDO output.</b> VDD18 provides a power supply for the internal digital circuit. Connect a 1µF bypass capacitor to AGND.		
25	ADDR_PH	A [1]	PMBus address 3-MSB setting.		
25	BOOT	A[I]	Boot-up voltage-setting pin.		
00	SCLK	D[I]	Clock from CPU (SVID interface) to MP2965. SCLK is an open-drain signal. Connect SCLK to an external pull-up resistor. Connect SCLK to GND if unused.		
26	26 AVS_CLK		Clock from CPU (AVSBUS interface) to MP2965.		
	PVID1		PVID control bit 1.		
27	SDIO	D[I/O]	<b>Data line between CPU (SVID interface) and MP2965.</b> SDIO is an open-drain signal. Connect SDIO to an external pull-up resistor. Connect SDIO to GND if unused.		
21	AVS_MOSI		Data line from CPU (AVSBUS interface) to MP2965.		
	PVID2		PVID control bit 2.		
28	ALT#	D[I/O]	Alert# line from the MP2965 to CPU (SVID interface). ALT# is an open-drain signal. Connect ALT# to an external pull-up resistor. Connect ALT# to GND if unused.		
AVS_MISO			Data line from MP2965 to CPU (AVSBUS interface with ≤1.8V bus voltage).		
	PVID3		PVID control bit 3.		
29	VCCIO	A[I]	<b>VCCIO input pin.</b> If VCCIO falls below 0.65V ± 50mV, both rails enter protection mode.		
30	PWR_IN_ ALT#	D[O]	<b>Open-drain VR input power exceeding Pin_Max indicator.</b> Connect PWR_IN_ALT# to the processor to notify the CPU to reduce the power.		
31	VRRDY1	D[O]	<b>Open-drain VR ready indicator of Rail 1.</b> VRRDY1 stays low until the soft-start is finished and the output voltage is in the valid zone.		
32	VRRDY2	D[O]	<b>Open-drain VR ready indicator of Rail 2.</b> VRRDY2 stays low until the soft-start is finished and the output voltage is in the valid zone.		
00	VRHOT#	Dio	<b>Open-drain VR thermal monitor output.</b> VRHOT# pulls low if the temperature exceeds the programmed VRHOT# temperature threshold.		
33	AVS_MISO _HV	D[O]	Data line from the MP2965 to CPU (AVSBus interface with 1.8V~3.3V bus voltage).		




# PIN FUNCTIONS (continued)

Pin#	Name	I/O	Description		
34	ALT_P#	D[O]	PMBus open-drain VR warning indictor.		
35	SDA_P	D[I/O]	PMBus data signal.		
36	SCL_P	D[I]	PMBus clock signal.		
37	PWM7	D[O]			
38	PWM6	D[O]			
39	PWM5	D[O]	Tri-state logic-level PWM outputs. Each output is connected to the PWM input		
40	PWM4	D[O]	of the Intelli-Phase. The logic level is 0V for low, 3.3V for high, and Hi-Z or 1.5		
41	PWM3	D[O]	for mid-state. Float these pins if they are not being used.		
42	PWM2	D[O]			
43	PWM1	D[O]			
44	VDD33	Power	3.3V power supply input. Connect a 1µF bypass capacitor to AGND.		
45	EN2	D[I]	Enable control for the Rail 2.		
46	EN1	D[I]	Enable control for the Rail 1.		
47	CS7	A[I]	Phase6~7 current sense input. Connected any unused CS pins to CS_SUM1		
48	CS6	A[I]	or CS_SUM2.		
PAD	AGND	Power	Analog ground.		



# TYPICAL PERFORMANCE CHARACTERISTICS


Rail 1: 6-phase,  $V_{IN}$  = 12V,  $V_{OUT1}$  = 1.82V,  $F_{SW1}$  = 800kHz,  $L_1$  = 100nH,  $C_{OUT1}$  = 44\*47 $\mu$ F + 59\*22 $\mu$ F. Rail 2: 1-phase,  $V_{IN}$  = 12V,  $V_{OUT2}$  = 0.95V,  $F_{SW2}$  = 800kHz,  $L_2$  = 180nH,  $C_{OUT2}$  = 3\*47 $\mu$ F + 5\*22 $\mu$ F + 1\*470 $\mu$ F.





# TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Rail 1: 6-phase,  $V_{IN}$  = 12V,  $V_{OUT1}$  = 1.82V,  $F_{SW1}$  = 800kHz,  $L_1$  = 100nH,  $C_{OUT1}$  = 44\*47 $\mu$ F + 59\*22 $\mu$ F. Rail 2: 1-phase,  $V_{IN}$  = 12V,  $V_{OUT2}$  = 0.95V,  $F_{SW2}$  = 800kHz,  $L_2$  = 180nH,  $C_{OUT2}$  = 3\*47 $\mu$ F + 5\*22 $\mu$ F + 1\*470 $\mu$ F.





# TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Rail 1: 6-phase,  $V_{IN}$  = 12V,  $V_{OUT1}$  = 1.82V,  $F_{SW1}$  = 800kHz,  $L_1$  = 100nH,  $C_{OUT1}$  = 44\*47 $\mu$ F + 59\*22 $\mu$ F. Rail 2: 1-phase,  $V_{IN}$  = 12V,  $V_{OUT2}$  = 0.95V,  $F_{SW2}$  = 800kHz,  $L_2$  = 180nH,  $C_{OUT2}$  = 3\*47 $\mu$ F + 5\*22 $\mu$ F + 1\*470 $\mu$ F.





# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Rail 1: 6-phase,  $V_{IN}$  = 12V,  $V_{OUT1}$  = 1.82V,  $F_{SW1}$  = 800kHz,  $L_1$  = 100nH,  $C_{OUT1}$  = 44\*47 $\mu$ F + 59\*22 $\mu$ F. Rail 2: 1-phase,  $V_{IN}$  = 12V,  $V_{OUT2}$  = 0.95V,  $F_{SW2}$  = 800kHz,  $L_2$  = 180nH,  $C_{OUT2}$  = 3\*47 $\mu$ F + 5\*22 $\mu$ F + 1\*470 $\mu$ F.





# **BLOCK DIAGRAM**




Figure 4: System Functional Block Diagram

### **OPERATION**

The MP2965 is a dual-output, digital, multiphase voltage regulator (VR) controller for Intel VR13, AVSBus communication, and PVID applications.

The MP2965 adopts MPS's unique loop compensation strategy to balance and optimize the steady and transient performances. The MP2965 also adopts adaptive phase-shedding and phase-adding strategies to optimize the overall VR efficiency according to the load current.

The MP2965 contains a high-precision digital-to-analog converter (DAC) and analog-to-digital converter (ADC), differential remote voltage sense amplifier, fast comparators, current sense amplifiers, internal slope compensation, digital load-line setting, power good monitor, and temperature monitor.

The MP2965 provides rich programmable functions with PMBus 1.3 interface. On-chip EEPROM can store custom configurations flexibly and auto-records the fault type when a protection occurs.

Fault protection features include  $V_{\text{IN}}$  undervoltage lockout (UVLO),  $V_{\text{IN}}$  over-voltage protection (OVP),  $V_{\text{OUT}}$  over-voltage protection (UVP),  $V_{\text{OUT}}$  under-voltage protection (UVP),  $V_{\text{OUT}}$  reverse-voltage protection (RVP), output over-current protection (OCP), and over-temperature protection (OTP).

PMBus-programmable functions include phase assignment, switching frequency, reference voltage, loop stability parameters, protection thresholds and behaviors, load-line parameters and so on.

The MP2965 can also detect the fault type of the Intelli-Phase when a protection occurs. The MP2965 can record all faults into the EEPROM automatically in case the power supply shuts off after the fault occurs.

The MP2965 system state machine is shown in Figure 5.




Figure 5: System State Machine

#### **PWM Control and Switching Frequency**

The MP2965 applies MPS's unique, digital, pulse-width modulation (PWM) control to provide fast load transient response and easy loop compensation. The switching frequency can be set with the PMBus command MFR\_FS (ECh).

The PWM on time of each phase updates in real time according to the input voltage, output voltage, and the phase switching frequency adaptively. Calculate the on time with Equation (1):

$$T_{on} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{s}}$$
 (1)



Where  $V_{\text{OUT}}$  is the real-time output voltage (in V),  $V_{\text{IN}}$  is the input voltage (in V), and Fs is the switching frequency set by the PMBus (in Hz).

#### Voltage Reference

The MP2965 has an 8-bit VID-DAC, which provides the reference voltage ( $V_{\text{REF}}$ ) for the individual output.

When VID = 0,  $V_{REF}$  is 0V, and the VR is in power-off state.

When VID > 0, the relationship between  $V_{REF}$  and VID in decimal format is shown in Equation (2):

$$V_{REF}(V) = \frac{(VID + OFFSET) \times VID_{STEP}(mV)}{1000} \times G_{RS} (2)$$

VID is the commanded voltage identification value from SVID, PMBus, AVSBus interface or PVID control (in decimal format).

OFFSET is an offset value. OFFSET = 29 when the Intel IMVP9 10mV VID table is selected by setting MFR\_VBOOT\_SET (E5h) bit[8] = 1. For others, OFFSET = 49.

VID\_STEP is either 5mV or 10mV. This is determined by the register MFR\_VR\_CONFIG (E4h) bit[8].

G<sub>RS</sub> is the gain of the remote sense amplifier. The value is 1 with unit gain and 0.5 with half gain, which is determined by the register VOUT\_SENSE\_SET (29h) bit[11].

In the MP2965, VID is a 9-bit value and can be from an SVID interface, AVSBus interface, PMBus interface or PVID control. The VID control starts with VID mode selection. Figure 6 shows the VID control-related commands.




Figure 6: VID Control-Related Commands

The register listed below shows the VID mode selection bits and related registers.

- PMBUS\_EN: MFR\_VR\_CONFIG2 (09h) bit[9]
- PVID EN: MFR VR CONFIG2 (09h) bit[10]
- AVSBUS EN: OPERATION (01h) bit[5:4]

After VID mode selection, the commanded voltage developed is compared with the output voltage limit set by the VOUT\_MAX (24h) and VOUT\_MIN (2Bh) commands. If the calculated voltage command creates an output voltage higher than the VOUT\_MAX value or less than the VOUT\_MIN value, the PMBus device limits

the command voltage passed to the controller to the VOUT\_MAX or VOUT\_MIN value. The PMBus ALT\_P# pin can be asserted as a warning to the master.

After the VID limitation, the value from the VOUT\_OFFSET (23h) is added to the VID. The VOUT\_OFFSET register is in two's complement format with 1-VID step/LSB. VOUT\_OFFSET can range from -0.64V to +0.635V with 5mV VID table and -1.28V to +1.27V with 10mV VID table. This allows users to adjust the target VID to achieve over-clocking operation. After the VOUT\_OFFSET setting, the final VID is formed. A unit gain or half-gain is used to calculate the



final input value of the 8-bit VID-DAC. The VID-DAC generates the final reference voltage, which compares with the sensed output voltage to adjust the duty cycle of the PWM.

#### **Output Voltage Setting**

In Figure 7, the voltage at the load is sensed with the differential voltage sense amplifier. This type of sensing provides better load regulation. The remote sense amplifier can be programmed with half gain with the PMBus command VOUT SENSE SET (29h) bit[11].

After remote sensing, the VOUT\_TRIM (22h) command adds a voltage trimming value over the remote sensing output to fine-tune the output voltage. The VOUT\_TRIM is 0.5mV/LSB with remote sense unit gain, and 0.8mV/LSB with remote sense half gain. This command is used to fine-tune the output voltage, which can either add or subtract an offset from the remote sensed output voltage. This can adjust the output voltage for better VOUT accuracy for the end user's system.

After the voltage trim, the MP2965 senses the voltage either on VDIFF or VFB with ADC for DC voltage calibration, thus providing high-accuracy voltage regulation. The ADC sense also provides unit gain or half gain to ensure that the voltage is within the ADC sensing range.

Table 1 shows the voltage supporting range for different VID steps and voltage sensing gains.

**Table 1: Voltage Support Range** 

External Vout Divider	VID Table	RS Gain	VDIFF/VFB ADC Gain	V <sub>оит</sub> Range
N	5mV	1	1	0~1.25V
N	5mV	0.5	1	0~2.5V
N	10mV	1	1	0~1.6V
N	10mV	1	0.5	0~2.2V
N	10mV	0.5	1	0~3V
Y	5mV/ 10mV	1	1	>3V

For non-Intel applications with  $V_{OUT} > 3V$ , an external resistive divider is required from VOUT to VORTN and tapped to VOSEN (see Figure 7). Set the resistive dividing ratio into the

MP2965 with PMBus command VOUT SENSE SET (29h).




Figure 7: DC Loop Gain Selection

# **Active Voltage Positioning (AVP)**

The MP2965 supports active voltage positioning (AVP) by connecting a droop resistor ( $R_{DROOP}$ ) between VDIFF and VFB. With this function, the output voltage drops gradually as the load current increases. This is also known as load line. The relationship of the output voltage and load current is shown in Equation (3):

$$V_{\text{OUT@IOUT}} = V_{\text{OUT@NO LOAD}} - I_{\text{OUT}} \times R_{\text{LL}}$$
 (3)

Where  $R_{LL}$  is the load line resistor.

The MP2965 provides a PMBus-programmable load-line range. The final load line value is determined by  $R_{DROOP}$  and the value in register MFR\_IDROOP\_CTRL (4Eh). The load line is calculated in Equation (4):

$$R_{LL} = \left(\frac{IDROOP\_SET + 4}{64}\right) \times K_{CS} \times R_{DROOP} \times \frac{1}{G_{RS}} \tag{4}$$

Where  $K_{CS}$  is the current sense gain of the Intelli-Phase (in A/A), IDROOP\_SET is the decimal value in register IDROOP\_SET (4Eh) (ranging from 0-15),  $R_{DROOP}$  is the resistor across VFB and VDIFF (in  $\Omega$ ), and  $G_{RS}$  is the remote sense gain.  $G_{RS}$  can be half or unit gain. When IDROOP\_SET = 0, the AVP function is disabled.

For no-load line VR applications, the MP2965 provides an AC-DROOP function to increase



the phase margin of the loop regulation. The AC-DROOP function block can extract the AC part of the total inductor current, thereby letting the AC current flow through  $R_{\text{DROOP}}$ . Use a 200  $\sim 500\Omega$   $R_{\text{DROOP}}$  resistor to achieve the AC-DROOP function. The AC-DROOP related parameters can be programmed with PMBus command  $MFR\_SLOPE\_ADV\_CTRL$  (2Ch) bit[3]. Refer to the MFR\_SLOPE\_ADV\_CTRL (2Ch) section on page 61 for more information.

#### **Boot-Up Voltage Set**

The MP2965 can set the boot-up voltage via the register MFR\_VBOOT (E5h) or the BOOT pin.

There are eight registers (81h~88h, Page 29) in the EEPROM to set the boot-up voltage with BOOT. These VID values should be preprogrammed into the EEPROM via the PMBus. In Page 29, the PMBus can read or write the VID value via Table 2.

Figure 8 shows how BOOT sets the boot-up voltage. The MP2965 reads the boot-up VID from the EEPROM before the VR soft start.

Table 1 gives the recommended resistor value to set the boot-up voltage accordingly.

Table 2: Boot-Up Voltage Set by BOOT

BOOT Rail 1	BOOT Rail 2	Setting Voltage (V)	R <sub>TOP</sub> (kΩ) 1%	R <sub>ВОТТОМ</sub> (kΩ) 1%
81h[15:8]	81h[7:0]	0	-	0
82h[15:8]	82h[7:0]	0.057	3.32	0.11
83h[15:8]	83h[7:0]	0.116	3.32	0.226
84h[15:8]	84h[7:0]	0.205	3.32	0.43
85h[15:8]	85h[7:0]	0.340	3.32	0.768
86h[15:8]	86h[7:0]	0.540	3.32	1.43
87h[15:8]	87h[7:0]	0.844	3.32	2.94
88h[15:8]	88h[7:0]	1.301	3.32	8.66

The boot-up slew rate is the slow slew rate of the MP2965, which is proportional to the fast slew rate (see Table 3). The highest order bit with "1" sets the slow slew rate, with all lower order bits being ignored. As an example, 4'b0100 and 4'b0111 both result in a slow rate of FAST SR/8.

Table 3: Boot-Up Slew Rate of MP2965

MFR_VID_SLEW_SLOW (0Dh) bit[3:0]	BOOT Slew Rate
4'b1xxx	FAST_SR/16
4'b01xx	FAST_SR/8
4'b001x and 4'b0000	FAST_SR/4
4'b0001	FAST_SR/2

The FAST\_SR is the fast slew rate of MP2965 which is determined by the register MFR\_VID\_SLEW\_FAST (0Eh) bit[5:0] can be calculated with Equation (5):

$$FAST\_SR = \frac{VID\_STEP(mV)}{SLEW\_FAST\_CNT \times 0.05(\mu s)}$$
(5)

Where VID\_STEP can be set to 5mV or 10mV, and SLEW\_FAST\_CNT ranges from 1~63.

For example, of VID\_STEP = 5mV and SLEW\_FAST\_CNT = 40, then set MFR\_SR\_SLOW\_SEL to 4'b0001 to get the boot-up slew rate as  $1.25mV/\mu s$ .






Figure 8: Boot Up Voltage Set-Up

#### **PVID Mode**

The MP2965 supports 3-bit PVID mode to control  $V_{\text{OUT}}$  by setting the PVID\_EN bit in register 09h (see Figure 9).

The PVID mode pins (PVID1, PVID2, and PVID3) are multiplexed (muxed) from SCLK, SDIO, and ALT#. In PVID mode, SVID and AVSBus communication are disabled. Figure 9 shows the diagram of the PVID control process.

When any of the PVID pins are toggled, the corresponding VID value is read from the EEPROM as the new target VID.

There are eight types of PVID voltages with eight different combinations of H/L of PVID1, PVID2, and PVID3 (see Table 4). These PVID voltage values should be pre-programmed into the EEPROM via the PMBus.

The PVID voltage is also read from the register 81~88h in EEPROM Page 29. The PVID voltage can be executed by toggling the PVID pins.

Table 4: Set PVID Voltage by PVID Pins

PVID Rail 1	PVID Rail 2	PVID1 (Pin 26)	PVID2 (Pin 27)	PVID3 (Pin 28)
81h[15:8]	81h[7:0]	L	L	L
82h[15:8]	82h[7:0]	L	L	Н
83h[15:8]	83h[7:0]	L	Н	L
84h[15:8]	84h[7:0]	L	Н	Н
85h[15:8]	85h[7:0]	Н	L	L
86h[15:8]	86h[7:0]	Н	L	Η
87h[15:8]	87h[7:0]	Н	Н	Ĺ
88h[15:8]	88h[7:0]	Н	Н	Н




Figure 9: PVID Voltage Set-Up



# **Dynamic Voltage Identification (DVID)**

The MP2965 supports a dynamic output voltage transition by changing the VID code with the PMBus interface, AVSBus interface, SVID interface, or PVID pins toggling.

The DVID process is active after  $V_{\text{OUT}}$  is settled. The  $V_{\text{OUT}}$  change can be either upwards- or downwards-stepping.

At the PMBus-VID control mode and PVID control mode, the DVID slew rate is set with the register VOUT\_TRANSITION\_RATE (27h) shown in Equation (6):

$$DVID\_SR = \frac{VID\_STEP(mV)}{VOUT\_TRANS\_CNT \times 0.1(\mu s)}$$
 (6)

Where VID\_STEP is either 5mV or 10mV, VOUT\_TRANS\_CNT is the decimal value in VOUT\_TRANSITION\_RATE (27h) bit[8:0], which ranges from 1 ~ 511.

In SVID control mode, the DVID slew rate is determined by the SetVID command. The slew rate of the SetVID\_Fast command is shown in Equation (5). The slew rate of SetVID\_Slow command is shown in Table 3. The slew rate of SetVID\_Decay command is determined by the Cout value and the load current. The PMBus VOUT\_OFFSET (23h) command is used to achieve the over-clocking function in SVID control mode. Dynamic voltage transition caused by VOUT\_OFFSET (23h) follows the slow slew rate.

At the AVSBUS VID control mode, the DVID slew rate is determined by the  $V_{\text{OUT}}$  transition rate write command, which is an integer with 1LSB = 1mV/ $\mu$ s. In one  $V_{\text{OUT}}$  transition rate command, the rise slew rate is sent first, followed by the fall slew rate. The initial rise and fall slew rate is determined by the register VOUT\_TRANSITION\_RATE (27h), as shown in Equation (7):

$$AVS\_SR\_INI = \frac{100(mV/\mu s)}{VOUT TRANS CNT}$$
 (7)

Where VOUT\_TRANS\_CNT is the decimal value in VOUT\_TRANSITION\_RATE (27h) bit[8:0], which ranges from 1 ~ 511.

During a VID transient, the MP2965 forces the VR into full-phase continuous conduction mode (CCM), regardless of the power state setting. For example, if the controller is configured for 6-phase mode but is running in 1-phase DCM due to auto-phase shedding, a VID transition command leads the controller to enter 6-phase CCM immediately.

#### **Inductor Current Sensing and Reporting**

The MP2965 works with MPS Intelli-Phase to initiate inductor current sensing (see Figure 10). The cycle-by-cycle sensed inductor current is used for multi-phase current balancing, thermal balancing, and per-phase current limitation.

The resistor ( $R_{CS}$ ) is connected from CS to CS\_SUM. CS\_SUM is a 1.23V constant voltage which can sink/source current and provide a voltage shift to meet the operating voltage range of the Intelli-Phase CS pin.




Figure 10: Phase Current Sense

Different types of Intelli-Phase products have different operating voltage ranges for CS ( $V_{CS\_MIN}$  and  $V_{CS\_MAX}$ ). Refer to each Intelli-Phase datasheet to determine the minimum and maximum operating voltage ranges. Design a proper  $R_{CS}$  value with Equation (8):

$$V_{\text{CS \_MIN}} < I_{\text{LOAD}} \times K_{\text{CS}} \times R_{\text{CS}} + 1.23 \text{V} < V_{\text{CS \_MAX}}$$
 (8)

By working with the Intelli-Phase, the MP2965 does not need to use temperature compensation and impendence matching as traditional DCR sensing to achieve an accurate current sense.

Connect the Rail 1 CS signals to CS\_SUM1 with CS resistors. Connect Rail 2 CS signals to CS\_SUM2 with CS resistors. For any unused



CS pins, short them to either CS\_SUM1 or CS SUM2.

#### **Total Current Sense**

The total current is summed into CS\_SUM, and generates a 1/16 proportional current to IMON. Connect a resistor from IMON to ground to generate a voltage proportional to the output current. The IMON voltage is sampled, calculated, and stored in the  $I_{\text{OUT}}$  reporting register. The value in the  $I_{\text{OUT}}$  register is reported to the processor to avoid exceeding the thermal design point and maximum current capability of the system.

If the auto-phase shedding function is enabled via the PMBus, the total current report is used to determine whether to enter or exit phase-shedding mode to flatten the overall efficiency over the operating current range.

The MP2965 provides a user-programmable scaling factor and a user-programmable current offset. The programmable parameters allow users to match the IMON scaling to the design's voltage regulator tolerance band (VRTOB)

calculation. This provides the most accurate current reporting across the entire load range and maximizes the performance of the processor turbo. Figure 11 shows the MP2965 IMON sense and report block diagram.

In Figure 11, the PMBus command MFR\_IMON\_DGTL\_GAIN (4Dh) is used to fine-tune the ADC sense value with 0.1% resolution.

The PMBus command IOUT\_CAL\_GAIN\_PMBUS (38h) converts the ADC-sensed V<sub>IMON</sub> value to the direct format with 0.25A/LSB, which is reported via the PMBus command READ\_IOUT (8Ch). The maximum report current is 522A.

The IOUT\_RPT\_GAIN\_HC (A7h) and IOUT\_RPT\_GAIN\_SVID\_AVS (A8h) registers convert the sensed  $V_{IMON}$  value to the SVID current-reported format (FFh = IccMAX, IccMAX can be set greater than 255A to be compliant with the VR13.HC spec) or the AVSBus current reported format (10mA/LSB, and maximum report with 655.36A).




Figure 11: Total Current Sense and Report

# **Auto-Phase Shedding (APS)**

To improve efficiency over the entire load range, the MP2965 supports automatic phase shedding (APS) according to the load current report. If APS mode is enabled, any SVID SetPS commands are ACK but do not affect the actual operating phase count.

In APS mode, the VR can be optimized to adjust the phase count to balance the performance between the transient and power consumption automatically.

As shown in Figure 12 (using 7-phase as an example), the VR works in 7-phase CCM at heavy load and 1-phase CCM at light load to



optimize efficiency. The VR enters 1-phase DCM at extremely light load reduce the switching loss further.

The APS function is implanted by comparing the sensed load current with each power state current threshold. The MP2965 provides three registers to program the APS current thresholds. The MFR\_APS\_LEVEL\_XXP (C5h, C6h) register sets the power-state dropping threshold. A hysteresis is set with register MFR\_APS\_SET (C7h) to prevent the converter from changing the power state back and forth at a steady load current. Figure 13 shows the APS current thresholds setting from 1-phase CCM to 1-phase DCM.




Figure 12: APS Function Diagram at 7-Phase Mode

Power Mode Dropping Threshold, Set by MFR\_APS\_LEVLE\_34P (C6h), Bit [7:0]




Figure 13: APS Threshold Setting between 4-Phase CCM and 3-Phase CCM

Table 5 lists the phase-shedding and -adding entry conditions based on the current report for 7-phase applications.

Table 5: Phase Shedding / Adding Based on Current Report for 7-Phase Applications in Rail1

Condition	Power State
I <sub>LOAD</sub> > DROP_LEVEL_6P + MFR_APS_HYS	7-PH CCM
DROP_LEVEL_5P + MFR_APS_HYS < I <sub>LOAD</sub> ≤ DROP_LEVEL_6P	6-PH CCM
DROP_LEVEL_4P + MFR_APS_HYS < I <sub>LOAD</sub> ≤DROP_LEVEL_5P	5-PH CCM
DROP_LEVEL_3P + MFR_APS_HYS < I <sub>LOAD</sub> ≤MFR_DROP_LEVEL_4P	4-PH CCM
DROP_LEVEL_2P + MFR_APS_HYS < I <sub>LOAD</sub> ≤DROP_LEVEL_3P	3-PH CCM
DROP_LEVEL_1P + MFR_APS_HYS < I <sub>LOAD</sub> ≤DROP_LEVEL_2P	2-PH CCM
ILOAD TROP_LEVEL_1P	1-PH CCM/DCM

Besides the sensed output current comparison, the MP2965 provides three conditions (listed below) to exit auto-phase shedding mode immediately and run in full-phase CCM operation to accelerate the load transient response and reduce the output voltage undershoot.

- The VID on-the-fly (DVID) process makes the controller runs in full-phase CCM. After the output voltage is settled to the target value, new power state is determined by the load current.
- A load step-up causing a VFB- window trip triggers full-phase CCM running to reduce the output voltage undershoot.
- A load step-up causing the frequency changes to exceed a programmable limited threshold triggers full-phase running.

#### **Current Balance and Thermal Balance Loop**

The MP2965 provides a current-balance loop to achieve fair current sharing in multi-phase mode when different circuit impedance leads to the phase current difference.

The phase current is sensed and calculated with the current reference in the current loop.

26



Each phase's PWM on time is adjusted individually to balance the currents accordingly.

The MP2965 applies  $\Sigma$ - $\Delta$  modulation and delay line-loop technology in the current balance modulation to increase the resolution of the current balance modulation and reduce PWM jitter greatly. The time resolution of the digital system is 5ns. By applying  $\Sigma$ - $\Delta$  modulation and DLL technology, the digital PWM resolution can be increased to 0.08ns.

In the current balance loop, the MP2965 provides a current offset setting with the PMBus register MFR\_CS\_OFFSET1 (A5h, Page 0) and MFR\_CS\_OFFSET2 (A6h, Page 0) to achieve thermal balance. The phases with better cooling capability due to more proximity to the airflow can take more phase current by adding an offset to the sensed CS voltage.

The bandwidth of the current loop is relatively lower than the output voltage regulation loop, so it will not impact the output voltage regulation.

### **Input Voltage Sensing**

The input power-supply voltage is sampled at IIN\_SENP (see Figure 14). The sensed input voltage is used for PWM on time calculation, VIN\_UVLO, VIN\_OVP fault protection, VIN\_UV warning, and input voltage monitoring.

There is an internal 16:1 resistive divider connected to the IIN\_SENP pin to reduce the input voltage signal proportionally within the 1.6V ADC sense range.




Figure 14: VIN Sensing Block Diagram

# **Input Current Sense**

The MP2965 can sense the input current via an input current sensing resistor. The input current sense resistor is placed between the 12V input filter inductor and bulk capacitors placed on the

local 12V plane feeding the domain voltage regulator circuits.

As shown in Figure 15, there are four stages to sample the input current:

- 1. The IIN\_SENP and IIN\_SENN pins senses the voltage over R<sub>IIN</sub> <sub>SEN</sub> into the chip.
- 2. The sensed voltage is converted to a current signal by the resistor  $R_{I/V}$  ( $R_{I/V}$  should be  $100\Omega$  or  $200\Omega$ ).
- 3. The mirrored input current signal is sourced via IIN to the resistor R<sub>IIN</sub> to generate a voltage signal for ADC sensing.
- The MP2965 converts the sensed signal into direct current mode (0.0625A/LSB) for input current/power monitoring and indicates the over-input power warning via PWR IN ALT#.

V<sub>IIN</sub> can be calculated with Equation (9):

$$V_{IIN} = \frac{I_{IN} \times R_{IIN} \underline{sen} \times R_{IIN}}{R_{I/V}}$$
(9)

Two 0.1 ~ 1µF ceramic capacitors ( $C_{\text{IINn}}$ ,  $C_{\text{IINp}}$ ) are recommended at both sides of the input current sensing resistor ( $R_{\text{IIN\_SEN}}$ ). Place these capacitors close to the MP2965 to bypass the noise from the input power plane. Refer the GND nodes of both capacitors to the internal quiet system GND plane. Do not refer the GND nodes to a noisy GND plane like the GND plane of the power state input decoupling capacitor.




Figure 15: Input Current Sense Block Diagram



#### **Temperature Sense**

The MP2965 senses the Intelli-Phase's temperature by connecting the Intelli-Phase VTEMP pin to the MP2965 VTEMP pin (see Figure 16). The sensed temperature is used for over-temperature fault protection, over-temperature warning (assert VRHOT#), and power stage temperature monitoring.




Figure 16: Temperature Sense for MP2965 with Intelli-Phase

 $C_{\text{TEMP}}$  is a VTEMP pin filtering capacitor. It is recommend to use a low, 1 ~ 10nF, ceramic capacitor for  $C_{\text{TEMP}}$ .

 $R_{\text{TEMP}}$  is a discharging resistor when the junction temperature is falling, ranging from 10 ~ 49.9k $\Omega$ .

The VTEMP pin of the Intelli-Phase reports a voltage output proportional to the junction temperature in Equation 10):

$$T_{\text{JUNCTION}}(^{\circ}C) = a \times V_{\text{TEMP}}(V) + b$$
 (10)

Where a is the temperature gain (in °C/V), and b is the temperature offset (in °C). For example, with a = 100°C /V, b = 10°C, and VTEMP = 700mV, then the junction temperature of the Intelli-Phase is 80°C. Refer to the Intelli-Phase datasheet for details on the values of a and b.

#### **Operation of EEPROM**

The MP2965 provides an EEPROM to store custom configurations. A 4-digit part number suffix is assigned for each application. The default configuration values for each 4-digit part can be pre-programmed at the MPS factory. The data can be programmed again by using the STORE\_USER\_ALL (15h) command via the PMBus. This requires 400ms of wait time for the process of storing data to the EEPROM. The EEPROM is read automatically during a

power-on sequence or by the RESTORE\_USER\_ALL (16h) command via the PMBus. This requires at least 1ms of wait time for the process of restoring data from the EEPROM.

The operation of the EEPROM can be accomplished easily with the MPS GUI software.

The PMBus command WRITE\_PROTECT (10h) ≠ 0x63 enables EEPROM write protection.

The EEPROM can be erased or written for more than 100,000 cycles. When the EEPROM is write-protected, the write into EEPROM action is ineffective.

#### **EEPROM CRC Fault**

If the data from the EEPROM is invalidated by the cyclic redundancy code (CRC) check during the system initialization process, the system enters an EEPROM CRC fault state and disables the output of both rails to wait for the error clear command. The configuration from the EEPROM is ignored.

The steps below describe how to clear the EEPROM fault and start up again:

- Store the correct configuration into the EEPROM with the PMBus command STORE\_USRE\_ALL (15h).
- 2. Restart with a VDD33 power recycle or low-power mode EN toggle.

#### **Low-Power Mode**

The MP2965 can be programmed to operate in low-power mode or regular-power mode with the PMBus command MFR\_VR\_CONFIG3 (44h) bit[6].

When both EN1 and EN2 are low in low-power mode, the PMBus communication is disabled, and the VDD33 supply current can be reduced to  $120\mu A$ .

In regular-power mode, the PMBus communication is available, and users can change the configurations in the EEPROM when both EN1 and EN2 are low.

#### **Power On**

The MP2965 is supplied by a +3.3V voltage at VDD33. VDD33 provides the bias supply for the analog circuit and internal 1.8V LDO. The 1.8V



LDO produces the +1.8V supply for the digital circuit. The system is reset by the internal power-on reset signal (POR) after the VDD33 supply is ready. After the system exits POR, the data in the EEPROM is loaded into the operating registers to configure the VR operation.

Figure 17a shows the power-on sequence of the MP2965 in regular-power mode.

 $t0\sim t1$ : at t0, VDD33 is supplied by a +3.3V voltage and reaches the VDD33 UVLO on threshold at t1. VDD18 reaches +1.8V when VDD33 is >1.8V.

t1~t2: at t1, the data in the EEPROM starts loading into the operating registers. The entire EEPROM copy process takes about 1.1ms, typically. During this stage, the PMBus address is detected if users select the voltage on ADDR\_PL or ADDR\_PH to set the PMBus address, or the boot-up voltage is detected if users select the voltage on BOOT to set the boot-up voltage.

*t2~t3*: at t2, after the EEPROM copy is finished, the MP2965 waits for either EN pin to pull high. The PMBus is available at this stage.

t3~t4: after EN1 pulls high, if the PMBus command OPERATION (01h, Page 0) is preset to the off state, Rail 1 halts at this stage and waits for an OPERATION on command. If OPERATION (01h, Page 0) is pre-programmed to the on state, the turn-on delay time (Ton\_delay) begins counting. Ton\_delay is PMBus programmable from 0 to 3276.75ms with the PMBus command TON DELAY (60h, Page 0).

*t4*~*t5*: when T<sub>on\_delay</sub> expires, the Rail 1 VID-DAC begins ramping up VREF1 with the programmed slew rate to the boot-up voltage. During the soft-start process, OCP\_Total protection, OVP2, and UVP are masked until VREF1 reaches the target value. The Rail 1 power-on sequence is completed at t5.

 $t6\sim t7$ : at t6, EN2 asserts, and OPERATION (01h, Page 1) is set to command on. Rail 2 begins the  $T_{on\_delay}$  process.  $T_{on\_delay}$  of Rail 2 is PMBus-programmable with register TON DELAY (60h, Page 1).

*t7*~*t8*: when T<sub>on\_delay</sub> expires, the Rail 2 VID-DAC output begins ramping up VREF2. This is the soft-start process of Rail 2. At t8, the power-on sequence of both rails is completed.




Figure 17a: Power-On Sequence at Regular Power Mode



Figure 17b shows the power-on sequence of the MP2965 in low-power mode.

 $t0\sim t1$ : at t0, VDD33 is supplied by a +3.3V voltage and reaches the VDD33 UVLO on threshold at t1. VDD18 reaches +1.8V when VDD33 is >1.8V.

*t1~t2:* at t1, VDD33 rises above the UVLO on threshold. The MP2965 waits for either EN pin to pull high. The PMBus is unavailable at this stage.

*t2~t3*: at t2, EN1 pulls high, and the data in the EEPROM begins loading into the operating registers. The entire EEPROM copy process takes about 1.1ms, typically. During this stage, the PMBus address is detected if users select the voltage on ADDR\_PL to set the PMBus address, or the boot-up voltage is detected if users select the voltage on BOOT to set the boot-up voltage.

*t3~t4*: after the EEPROM copy is finished, if OPERATION (01h, Page 0) is pre-set to the off state, Rail 1 halts at this stage and waits for an OPERATION on command. If OPERATION (01h, Page 0) is pre-programmed to the on state, the turn-on delay time (Ton\_delay) begins counting.

 $t4\sim t5$ : when T<sub>on\_delay</sub> expires, the VID-DAC starts ramping up VREF1 with a programmed slew rate to the boot-up voltage. During the soft-start process, OCP\_Total protection, OVP2, and UVP are masked until VREF1 reaches the target value.

*t6~t8*: at t6, EN2 asserts, and the Rail 2 poweron sequence is the same as that in regularpower mode.




Figure 17b: Power-On Sequence at Low-Power Mode



#### Power-Off

The MP2965 can be powered off by the OPERATION command, SVID command, EN, VCCIO, VDD33 UVLO, or a protection shutdown.

- VDD33 power off: Once the power supply on VDD33 falls below the falling threshold of the VDD33 UVLO, the MP2965 is powered off immediately.
- EN off: The MP2965 provides Hi-Z off and soft-off via EN off in regular-power mode. When set to soft-off, V<sub>OUT</sub> shuts down with the slew rate selected by register MFR\_VR\_CONFIG3 (44h) bit[5:4] until V<sub>REF</sub> falls to the VID shutdown level. A turn-off delay time can be added via register TOFF\_DELAY (64h).

At low-power mode with both EN pins off, the MP2965 will Hi-Z off immediately without a turn-off delay, and the MP2965 enters standby mode with the smallest power consumption. The PMBus is unavailable until either EN1 or EN2 are pulled high.

3. Operation command off: The MP2965 provides Hi-Z off and soft-off with the OPERATION command off. When the OPERATION command is Hi-Z off, all PWMs enter tri-state when the OPERATION off command is received, and Vout is discharged by the load current. When the OPERATION command is soft off, Vout shuts down softly with the slow slew rate until VREF reaches the VID shutdown level set by register MFR\_VR\_CONFIG2 (09h) bit [8:0]. Afterward, all PWMs enters tri-state.

A turn-off delay time can be added at the operation command soft off via register TOFF\_DELAY (64h).

4. <u>SVID command off:</u> When the MP2965 receives a SetVID command that set VID to 0V, the MP2965 begins to shut down immediately. After the MP2965 enters the VID off state, it waits until the next SetVID command is greater than 0V to boot up again without Ton\_delay.

<u>VCCIO shutdown:</u> If the VCCIO shutdown function is enabled, and the voltage on

- VCCIO falls below 0.65V, the VR shuts down softly with half of the fast slew rate immediately. After  $V_{REF}$  ramps below the VID shutdown level, the VR enters Hi-Z off. Each rail provides an independent bit to enable the VCCIO shutdown function.
- 5. Protection shutdown: Once a fault (VIN OVP/UVLO, VOUT UVP, IOUT OCP, OTP, CS fault, or VTEMP fault from Intelli-Phase) is triggered, the VR enters Hi-Z off immediately. When VOUT OVP is triggered, the VR turns on all active low-side MOSFETs to discharge C<sub>OUT</sub> and shut down immediately until V<sub>OUT</sub> falls below 300mV (RVP).

Figure 18a shows the EN soft-off power sequence in regular-power mode.

Figure 18b shows the EN Hi-Z off power sequence in low-power mode. When both EN pins are pulled low, the VR shuts down immediately without an off time delay.






Figure 18b: Power-Off Sequence in Low-Power Mode with Hi-Z Off



#### **Power Good Indication**

The MP2965 indicates a power good with VRRDY1 (Rail 1) and VRRDY2 (Rail 2). There are two modes available for the MP2965 VRRDY assertion: non-Intel mode and Intel mode.

#### Non-Intel Mode

The power good on and off thresholds are programmable via the registers POWER\_GOOD\_ON (5Eh) and POWER GOOD\_OFF (5Fh).

During the soft-start process, when  $V_{REF}$  rises above the POWER\_GOOD\_ON threshold, the MP2965 starts delay time counting and asserts VRRDY when the delay time ends. The delay time is programmable via the register MFR\_PGOOD\_SET (5Dh). The POWER\_GOOD\_ON threshold must be lower than the boot-up voltage value.

After the boot-up finishes, when V<sub>REF</sub> is below the POWER\_GOOD\_OFF threshold, the MP2965 de-asserts VRRDY immediately. The POWER\_GOOD\_OFF threshold must be set lower than the VID value that will be regulated at the normal operation process.

If the MP2965 is in Hi-Z off status for the fault protections, the PMBus command off status, or EN pulls low, VRRDY is de-asserted immediately.

Figure 19 shows the power good indication in regular-power mode.

#### Intel Mode

When the MP2965's boot-up voltage is 0V, VRRDY asserts when T<sub>ON DELAY</sub> expires.

When the MP2965's boot-up voltage is greater than 0V, VRRDY asserts when the boot-up voltage is settled.

After boot-up, if the CPU sends the VID command to 0V with the register MUL\_VR\_CONFIG is 0, VRRDY is de-asserted immediately. If the register MUL\_VR\_CONFIG is 1, VRRDY continues asserting with VID = 0V.

At PG Intel mode, the associated VRRDY deasserts immediately when the VR shuts off for the fault protections. When the PMBus is operation command off or EN pulls low, VRRDY is de-asserted immediately.




Figure 19: Power Good On/Off Sequence at Regular-Power Mode and EN Soft-Off

#### **Fault and Protections**

The MP2965 supports the fault monitoring and protections listed below.

#### V<sub>IN</sub> UVLO and OVP

The VR shuts off immediately by forcing the PWM signals into tri-state if the sensed input voltage is below the VIN\_OFF threshold. The VR restarts again when the sensed input voltage is above the VIN\_ON threshold. The

VIN UVLO threshold is programmable with register VIN\_ON (35h) and VIN\_OFF (36h) with 0.125V/LSB.

The VR shuts off if the input voltage is above the VIN OVP threshold set with register VIN\_OV\_FAULT\_LIMIT (55h). VIN OVP can be set to either latch-off or auto-retry mode.



#### **Over-Current Protection (OCP)**

Over-current protection applies a dual OCP mechanism with two types of thresholds. The first type OCP\_Total is a time- and current-based threshold. The OCP\_Total limit is programmable via the PMBus command MFR\_OCP\_TOTAL\_SET (EEh). OCP\_Total trips when the sensed average output current exceeds the setting threshold for a period of time (OCP blanking time). OCP\_Total can be programmed to no action, hiccup, retry six times, and latch-off mode via the PMBus.

The controller takes no action in no action mode and continues switching until another protection is tripped. The fault indication bit in register STATUS\_IOUT (7Bh) and STATUS\_WORD (79h) are not set to no action mode.

In hiccup mode, the controller forces the PWM signals into tri-state to disable the output and attempts to restart after 12.5ms of protection delay time.

In retry six times mode, the VR restarts six times at most. If the fault is removed within six restarts, the VR resumes normal operation. If the fault remains after six restarts, the VR shuts down until the VDD33 power is cycled, EN toggles, or the PMBus on command.

In latch mode, the VR shuts down until the VDD33 power cycles, EN toggles, or the PMBus off and on command.

The above four protections are available for OCP Total,  $V_{OUT}$  UVP, and  $V_{OUT}$  OVP2.

The second type of threshold is OCP Phase, a current-based limitation protection. MP2965 monitors the phase current cycle-bycycle. When the phase current exceeds the OCP Phase threshold during the PWM off time, the PWM remains low to discharge the inductor current below the setting threshold. If the load current continues rising, the output voltage drops, since the inductor current is limited. **OCP Phase** is implemented generally **OCP Phase** accompanying UVP. The threshold is PMBus-programmable with register MFR\_OCP\_PHASE\_SET (F0h).

**Under-Voltage Protection (UVP)** 

The MP2965 provides under-voltage and over-voltage protection (UVP, OVP) by monitoring VDIFF.When VDIFF is lower than the UVP threshold for a given time (UVP blanking time), the controller forces the PWM signals into tristate to disable the output power. The register MFR\_OVP\_UVP\_SET (F1h) determines the UVP protection mode.

The MP2965 provides three UVP thresholds at the remote sense amplifier unit gain:  $V_{REF}$  - 300mV,  $V_{REF}$  - 220mV, and  $V_{REF}$  - 140mV. The UVP threshold is programmed via PMBus command MFR\_VR\_CONFIG3 (44h) bit[2:0]. Note that when the remote sensing amplifier is programmed to half gain, the UVP threshold is doubled.

As in the OCP\_Total protection scheme, the UVP scheme also provides no action, hiccup, retry six times, and latch-off options.

### Over-Voltage Protection (OVP)

The MP2965 applies dual OVP approaches: OVP1 and OVP2. When any OVP is tripped, the MP2965 turns on all low-side MOSFETs to discharge  $C_{\text{OUT}}$  until  $V_{\text{OUT}}$  falls below 300mV. Then Hi-Z off occurs.

OVP2 is the OVP type referred to VREF. OVP2 is tripped when VDIFF is higher than the OVP2 threshold for the blanking time. The MP2965 provides three OVP thresholds:  $V_{REF} + 300 \text{mV}$ ,  $V_{REF} + 220 \text{mV}$ , and  $V_{REF} + 140 \text{mV}$  at the remote sense amplifier unit gain.

The OVP threshold is programmed via PMBus command MFR\_VR\_CONFIG3 (44h) bit[2:0]. Note that when the remote sensing amplifier is programmed to half gain, the OVP threshold is doubled.

As in UVP, the MP2965 provides no action, hiccup, retry six times, and latch-off protection modes for OVP2.

The second type is referred to as OVP1, which is tripped when VDIFF is higher than the OVP1 threshold without triggering a delay time. The OVP1 threshold is set as VOUT\_MAX (24h) + 400mV regardless of whether the gain of the remote sense is set to unit or half. The OVP1 fault is always in latch mode.



#### Over-Temperature Protection (OTP)

The MP2965 attains the junction temperature of the Intelli-Phase by connecting VTEMP from the power stage to the controller (see Figure 16).

If the sensed temperature is higher than the register OT\_WARN\_LIMIT (51h), VRHOT# asserts and informs the processor to reduce the power dissipation. When the sensed temperature falls below OT\_WARN\_LIMIT - 3°C, VRHOT# is de-asserted. If the sensed temperature is higher than the threshold set in register MFR\_OTP\_SET (EDh), the VR Hi-Z shuts down. OTP can be programmed to either latch-off or auto-retry mode with PMBus command MFR\_OTP\_SET (EDh).

#### **VDIFF Short-Circuit Protection (SCP)**

The MP2965 supports VDIFF short-circuit protection to prevent the VR from an overvoltage condition when VDIFF is shorted to GND by a fault. The VDIFF short-circuit can be with **PMBus** command MFR VR CONFIG4 (1Fh) bit[10]. VDIFF shortcircuit protection is active when the boot-up starts. When a VDIFF short-circuit is detected, the associated rail is shut down immediately. and the fault is reported with STATUS VOUT (7Ah) bit[0]. VDIFF short-circuit is only recommended when no external remote sensing divider is applied.

#### Line Floating Detection

The MP2965 supports remote sensing line (VOSEN, VORTN) floating detection at the system initialization process after VDD33 power-on or EN power-on from low-power mode. The MP2965 latches down if a line float is detected and reports the fault with the PMBus command STATUS\_VOUT (7Ah) bit[1]. Line float detection can be enabled with MFR\_LINE\_FLOAT\_EN (04h, Page 1).

# CS Fault Detection and VTEMP Fault Detection

The MP2965 supports VTEMP fault and CS fault detection. When the device detects VTEMP to be above 1.25V, the output is disabled for the VTEMP fault. If any CS pin is pulled below 200mV, the CS fault shuts off the output. When either fault occurs, the MP2965

can be enabled to start Intelli-Phase fault type detection.

The MPS Intelli-Phase supports fault reporting by pulling FAULT# low (e.g.: MP86945A) or pulling VTEMP high to 3.3V (e.g.: MP86936). The Intelli-Phase FAULT# pin can be connected to CS, or VTEMP pins of the controller and Intelli-Phase can be connected to shut down the VR and monitor the fault type when an Intelli-Phase fault occurs.

Figure 20a shows an Intelli-Phase fault type detection example when working with the MP86945A. The FAULT# signal of each MP86945A is tied to its own CS pin. When a fault occurs on any MP86945A, its FAULT# signal asserts and pulls CS low.

Figure 20b shows an Intelli-Phase fault type detection example when working with the MP86936. To prevent OTP from triggering VTEMP erroneously, a half-gain resistor divider is required from the MP86936 VTEMP output and the MP2965 VTEMP input.




Figure 20a: Fault Detection from each CS Pin of MP86945A




Figure 20b: Fault Detection from VTEMP Pin of MP86936

### **Intelli-Phase Fault Detection**

The MP2965 supports Intelli-Phase fault type detection. There are several types of Intelli-Phase faults:

- Over-current limit
- Over-temperature
- Low-side MOSFET short
- High-side MOSFET short



MPS Intelli-Phase products support some or all of the fault types above. When any fault occurs, the Intelli-Phase indicates a fault status by pulling VTEMP to VDD or pulling FAULT# low. Some Intelli-Phase products report the fault type by setting the PWM unique impedance. Refer to the datasheet of the Intelli-Phase for details.

The MP2965 scans the PWM impedance after any of the following faults occur: VIN UVLO, VIN OVP, OTP, VOUT UVP, VOUT OVP, OCP\_Total, VDIFF short to GND, VTEMP fault, and CS fault if the fault protection and PWM fault detection are both enabled.

As shown in Figure 21, when any of the above faults occur, the MP2965 operates as follows:

- 1. The associated rail(s) are shut off.
- 2. Intelli-Phase fault type scan for related rail(s) begins by detecting the impedance on the PWM pin.
- 3. Faults are reported to the Page 0's registers MFR\_FAULTS1 (FCh), MFR\_FAULTS2 (FDh), and MFR\_FAULTS3 (FEh).
- 4. Faults are recorded to the EEPROM (FCh, FDh, and FEh, Page 29) when fault recording to the EEPROM is enabled. The fault type can be read back at the next power-on cycling. To store faults in the EEPROM, the EN signal should be kept high for at least 20ms after a fault occurs.

The related registers shown below are used to program the behavior of fault detection and recording to the EEPROM in case an Intelli-Phase fault occurs.

- 1. Enable bit(s) of the fault protections with individual fault protection registers.
- Enable bit of ADC to sample the fault type on the PWM pin of the Intelli-Phase (MFR\_VR\_PROTECT (2Eh) bit[10]).
- Enable bit to record the fault to the EEPROM (MFR\_EEPROM\_CTRL (1Dh) bit[1]).

The fault bits in the Page 0 fault registers FCh, FDh, and FEh are either live or latched. Refer to the Register Map section on page 44 for more information. Send the PMBus command

CLEAR\_FAULT (03h) to clear the latched bits if the fault status is gone.

To clear the fault recorded in the EEPROM register, write 0x0000 to FCh, FDh, and FEh after turning PAGE (00h) to Page 29. This is a direct access to the EEPROM registers. The time required for each write command is 5ms.




Figure 21: Flow Chart of Intelli-Phase Fault Detection

#### **VFB Window**

In MP2965 there is a feedback voltage ( $V_{FB}$ ) window ( $V_{REF}$  - 25mV ~ VFB+20mV), which provides the advanced un-linear loop control to fasten the transient performance.

When  $V_{FB}$  is higher than  $V_{REF}$  + 20mV (VFB+ window), all PWM pins pull low and blank the PWM-set signal until  $V_{FB}$  falls below the VFB+ window. The VFB+ window is usually used to reduce the overshoot at the load release, especially at multi-phase operation.

When  $V_{FB}$  is lower than  $V_{REF}$  - 25mV (VFB-window), the VR exits auto-power mode



immediately and enters full-phase running to improve the transient response.

## **Phase Number Configuration**

The MP2965 can be configured with a different phase number application via the PMBus (see Table 6).

Table 6: Phase Number Configuration and Active PWM Pins

MFR_VR_CC	NFIG (E4h)	Active P	WM Pins
Page 0, Bit[2:0]	Page 1, Bit[1:0]	Rail 1	Rail 2
3'b111	2'b00	1 ~ 7	N/A
3'b110	2'b01	1~6	7
3'b101	2'b10	1 ~ 5	6, 7
3'b101	2'b01	1 ~ 5	7
3'b100	2'b11	1 ~ 4	5~7
3'b100	2'b10	1 ~ 4	6, 7
3'b100	2'b01	1 ~ 4	7
3'b011	2'b11	1 ~ 3	5~7
3'b011	2'b10	1~3	6, 7
3'b011	2'b01	1 ~ 3	7
3'b010	2'b11	1,2	5~7
3'b010	2'b10	1,2	6, 7
3'b010	2'b01	1,2	7
3'b001	2'b11	1	5 ~ 7
3'b001	2'b10	1	6, 7
3'b001	2'b01	1	7

When the phage count is configured as 0, the VR operates in 1-phase DCM.

Any unused PWM enters tri-state. The active phase is interleaved automatically. Float any unused PWM pins, and connect any unused CS pins to either CS\_SUM1 or CS\_SUM2.

When Rail 2 of the MP2965 is unused, tie EN2 to AGND, connect VOSEN2 and VORTN2 to AGND, connect IMON2 to AGND, short VFB2 and VDIFF2 together, connect any unused CS pin to CS\_SUM2, and float any unused PWM pins.

## **Couple Inductor Mode**

The Rail 1 of the MP2965 supports couple inductor mode to reduce the overshoot during load releasing. The couple inductor mode can be enabled by the MFR\_VR\_CONFIG3 (44h) register on Page 0.


To achieve the correct couple inductor mode, the phase count should be programmed as an

even number. Refer to Table 7 for coupled phases definition in the MP2965.

**Table 7: Coupled Phases Group Requirement** 

Phase Count	Coupled Phases
2-phase	Phase 1 and Phase 4
4-phase	Phase 1 and Phase 4 Phase 2 and Phase 5
6-phase	Phase 1 and Phase 4 Phase 2 and Phase 5 Phase 3 and Phase 6

Figure 22 shows the phase connection for a 6-phase couple inductor application. If the application is 4-phase, disconnect Phase 3 and Phase 6 (float PWM3, PWM6). The MP2965 can interleave the left phase automatically.



**Figure 22: Couple Inductor Connection** 

The MP2965 supports the auto-phase shedding function in couple inductor mode to flatten the overall VR efficiency. The coupled Phase 3 and Phase 6, and Phase 2 and Phase 5 are shed together to prevent a coupling current from appearing on the tri-state phases via the couple inductor. In light load, the MP2965 sheds to Phase 1 during operation only.

As shown in Figure 23, when MP2965 sheds to only Phase 1 at light load, Phase 4's low-side MOSFET can be programmed to turn on simultaneously with PWM1 to let the coupling current from Phase 1 flow through the low-side MOSFET instead of the bode diode of Phase 4 to increase efficiency in light load.






Figure 23: Phase Shedding to 1-Phase CCM

### PMBUS/I<sup>2</sup>C COMMUNICATION

The Power Management Bus (PMBus) is an open-standard, power-management protocol that defines a means of communicating with power conversion and other devices. It is a two-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage externally when they are idle. A master device connects to the line, generates the SCL signal and device address, and arranges the communication sequence. This is based on the principles of I<sup>2</sup>C operation.

The MP2965 supports 100kHz, 400kHz, and 1MHz bus timing requirements. Timing and electrical characteristics of the PMBus can be found in the Electrical Characteristics section on page 10 or in the PMB Power Management Protocol Specification, part 1, revision 1.3, which is available at http://PMBus.org.

## PMBus/I<sup>2</sup>C Address

To support multiple VR devices used with the same PMBus/I<sup>2</sup>C interface, the MP2965 provides PMBus address programming through either the ADDR pin or register MFR\_ADDR\_PMBUS (E1h).

The device address is a 7-bit code and ranges from 0x00 to 0x7F. The 3MSB bits can be set either by the register or by ADDR\_PH. The

4LSB bits can be set either by the register or by ADDR PL.

The address of 00h is reserved as the all-call address. Do not set it as the MP2965 unique device address.

Register MFR\_ADDR\_PMBUS (E1h) is used to program or store the device addresses. Bit[7] sets the device address 4LSB bits configuration mode.

When bit[7] = 0, the 4LSB bits are determined by the ADDR\_PL voltage and stored in register E1h bit[3:0]. When bit[7] = 1, the 4LSB is set with register E1h, bit[3:0]. Bit[8] sets the device address 3MSB bit configuration mode. When bit[8] = 0, the 3MSB bits are determined by the ADDR\_PH voltage and stored in register E1h bit[6:4]. When bit[8] = 1, the 3MSB is set with register E1h bit[6:4]

The ADDR\_PL and ADDR\_PH voltage can be programmed by the resistor divider from VDD18 to AGND tapped to ADDR\_PL and ADDR\_PH. Figure 24 shows the recommended connections for the pin set. Table 8 shows the resistor values for the different device addresses.




Figure 24: Recommend Circuit Design for PMBus Address Pin Set



ADDR_PH		ADDR_PL			
PMBus W/R Hardware Protect	Address [6:4]	Address 4LSB	Setting Voltage (V)	R <sub>TOP</sub> (kΩ) 1%	R <sub>вот</sub> (kΩ) 1%
Disable	0h	0h	0	-	0
Enable	OH	1h	0.031	3.32	0.059
Disable	1h	2h	0.057	3.32	0.11
Enable	111	3h	0.084	3.32	0.162
Disable	24	4h	0.116	3.32	0.226
Enable	2h	5h	0.156	3.32	0.316
Disable	3h	6h	0.205	3.32	0.43
Enable	311	7h	0.266	3.32	0.576
Disable	4h	8h	0.340	3.32	0.768
Enable	411	9h	0.430	3.32	1.05
Disable	Eh	Ah	0.540	3.32	1.43
Enable	5h	Bh	0.675	3.32	2
Disable	Gh	Ch	0.844	3.32	2.94
Enable	6h	Dh	1.048	3.32	4.64
Disable	7h	Eh	1.301	3.32	8.66
Enable		Fh	1.500	3.32	16.5

Table 8: PMBus address from Pin Set

### **Data and Numerical Format**

The MP2965 uses the direct format internally to represent real-world values, such as voltage, current, power, temperature, time, etc.

For the voltage in a VID format, the real-world voltage follows Equation (11):

$$V_{REAL} (V) = \begin{cases} \frac{(VID + 29) \times VID \_STEP(mV)}{1000} & IMVP9 \_10mV (11) \\ \frac{(VID + 49) \times VID \_STEP(mV)}{1000} & others \end{cases}$$

Where V<sub>REAL</sub> is the real-world voltage, VID STEP is the VID voltage resolution (5mV or 10mV), and VID is the register value (in decimal). IMVP9 10mV refers to the Intel IMVP9 VID table with 10mV VID resolution. The Intel IMVP9 VID table can be enabled by register MFR\_VBOOT\_SET (E5h) bit[8].

All numbers with no suffixes in this document are decimals unless explicitly designated otherwise.

Numbers in a binary format are indicated by a prefix "n'b", where n means the binary count, and b means binary format. For example, 3'b000 is a 3-bit binary data, and the binary data is 000.

The suffix "h" indicates a hexadecimal format, which is generally used for the register address number in this document.

The symbol "0x" indicates a hexadecimal format. which is used for the value in the register. For example, 0x88 is a 1-byte number whose decimal value is 136.

#### **PMBus Communication Failure**

A data transmission fault occurs when the data is not properly transferred between the devices. There are several types of data transmission faults listed below.

- Sending too few data
- Reading too few data
- The host sending too many bytes
- Reading too many bytes
- Improperly set read bit in the address byte
- Unsupported command code



The communication failure recorded in the register STATUS\_CML (7Eh) of both pages. The CLEAR\_FAULTS (03h) command can be used to clear the fault record for both pages.

#### PMBus/I<sup>2</sup>C Transmission Structure

The MP2965 supports five kinds of transmission structures with or without PEC:

- 1. Send command only
- 2. Write byte
- 3. Write word
- 4. Read byte
- 5. Read word

The MP2965 supports the packet error checking (PEC) mechanism, which can improve reliability and communication robustness. The PEC is a CRC-8 error-checking byte calculated

on all the message bytes (including addresses and read/write bits). The MP2965 processes the message only if the PEC is correct.

The PEC is calculated in CRC-8 represented by the polynomial in Equation (12):

$$C(x) = x^8 + x^2 + x^1 + 1$$
 (12)

Figure 25a shows the supported PMBus/I<sup>2</sup>C transmission structure without PEC.

Figure 25b shows the supported PMBus/I<sup>2</sup>C transmission structure with PEC.

To read or write the registers of the MP2965, the PMBus/I<sup>2</sup>C command must be compliant with the byte number of the register in the register maps.




Figure 25b: Supported PMBus/I2C Transmission Structure with PEC



### **PMBus Reporting and Status Monitoring**

The MP2965 supports real-time monitoring for the VR operation parameters and status with the PMBus interface.

Table 9 lists the monitored parameters.

**Table 9: PMBus Monitored Parameters** 

Parameter	PMBus	Register
Input voltage	0.03125V/LSB	88h
Input current	0.0625A/LSB	89h
Output voltage	VID or 1mV/LSB	8Bh
Output current	0.25A/LSB	8Ch
Temperature	1°C/LSB	8Dh
Output power	1W/LSB	96h
Input power	1W/LSB	97h
Phase current	See register ma	p 74h ~ 76h
Power good	✓	79h
Vout OV fault	✓	7Ah
Vout UV fault	✓	7Ah
OC fault	✓	7Bh
OT fault	✓	7Dh
V <sub>IN</sub> UVLO fault	✓	7Ch
V <sub>IN</sub> OVP fault	✓	7Ch
PMBus fault	✓	7Eh
EEPROM fault	✓	7Eh
Vout UV warning	✓	7Ah
VID max/min extend warning	✓	7Ah
OC warning	✓	7Bh
OP warning	✓	7Bh
OT warning	✓	7Dh
V <sub>IN</sub> UV warning	<b>√</b>	7Ch
Over input power warning	✓	7Ch
PMBus PEC error	✓	7Eh
EEPROM CRC error	<b>√</b>	7Eh

#### PMBus Write/Read (W/R) Limitation

The MP2965 supports PMBus write and read (W/R) protection through both software and hardware methods.

For the software method, set a non-zero, 16-bit code to register MFR\_PWD\_USER (A7h, Page 1) and store it in the EEPROM to enable the function. After the power-on recycle, PMBus W/R is limited until the correct 16-bit password is entered with the PMBus command PWD\_CHECK\_CMD (F2h, Page 0).

For the hardware method, by selecting the resistor divider value of ADDR\_PH, PMBus W/R protection can be set until the resistor value is changed in the ADDR\_PH pin (see Table 8). The hardware method has the highest priority to prevent the MP2965 from being accessed via the PMBus. A jumper or a switch can be used to achieve hardware protection for the PMBus W/R (see Figure 26).




Figure 26: Circuit to Achieve Hardware Protection for PMBus W/R

When PMBus W/R protection is enabled, the registers listed in the PMBus Command List table on page 44 with a value of "Y" in column "PMBus W/R PRT?" are not accessible. The registers with a value of "N" in column "PMBus W/R PRT?" are still accessible. These accessible registers mean PMBus status monitor and dynamic VID transition are still available.

### **SVID Interface**

To support multiple VR devices used on the same SVID bus, the register MFR\_ADDR\_SVID\_AVSBUS (E6h) is used to program the SVID address.

The SVID address is a 4-bit code. There are 14 addresses for up to 14 voltage regulator controllers or voltage rails. The final addresses, 0Eh and 0Fh, are reserved as All Call addresses, and all VR controllers respond to them. The register MFR\_ADDR\_SVID\_AVSBUS (E6h, Page 0) bit[11:10] can be programmed to select the All Call addresses as 0Eh or 0Fh.

The SVID address of Rail 1 and Rail 2 are set by MFR\_ADDR\_SVID\_AVSBUS (E6h, Page 0) bit[9:0]. Refer to the Page 0 register map section on page 106 for more details.



If Rail 2 is configured as a point-of-load (POL) and does not need a SVID address, Rail 2 can be set to reject all SVID commands from the processor with the PMBus command MFR DDR SET (CFh, Page 0).

### **Over-Clocking**

The MP2965 supports two types of overclocking modes: tracking mode and fix mode.

Tracking Mode: In over-clocking tracking mode, the VR controller adds an offset VID with PMBus command VOUT\_OFFSET (23h). When the CPU changes VID, the VR provides an output by summing the VID from the CPU SetVID command and VID offset from VOUT\_OFFSET (23h). One exception is when the VR receives SetVID to 0V command from the CPU. The output voltage goes to 0V, and the VID offset is ineffective.

VOUT\_OFFSET (23h) provides -128  $\sim$  +127 VID steps offset setting. In the 5mV VID table, the max offset is 0.635V, and the max V<sub>OUT</sub> is 2.155V. In the 10mV VID table, the max offset is 1.27V, and the max V<sub>OUT</sub> is 3V.

Tracking mode is effective in SVID, PMBus, PVID, and AVSBus modes. To enable over-clocking tracking mode, set MFR\_VR\_CONFIG (E4h) bit[10] = 1.

2. Fix Mode: Fixed voltage margining is used in extreme over-clocking applications where the fixed voltage can provide additional stability. In this mode, a fixed voltage is commanded with the PMBus command VOUT\_COMMAND (21h). The VR output voltage is fixed at this voltage regardless of the VID changing command from the CPU. When the CPU issues a SetVID command, the VR will ACK the command and asserts ALERT# immediately but keeps the voltage commanded by VOUT\_COMMAND (21h). Meanwhile, the VR output voltage remains at the fixed VID.

Fix mode is only available in SVID override mode. To enable over-clocking fixed mode, set MFR\_VR\_CONFIG (E4h) bit[3] = 1. In the 5mV VID table, the max  $V_{OUT}$  is 2.72V with the VID table extending. In the 10mV VID table, the max  $V_{OUT}$  is 3V.

#### **AVSBus Mode**

The MP2965 supports the AVSBUS control mode.

In AVSBus mode, the communication signals AVS\_CLK and AVS\_MOSI are mux from the SCLK and SDIO as input pins. The AVS\_MISO pin must be configured according to the electrical voltage level of the AVSBus supply. For a ≤1.8V AVSBus supply application, the AVS\_MISO pin is mux from ALT#. For a 1.8V ~ 3.3V AVSBus supply application, AVS\_MISO is mux from VRHOT# as AVS\_MISO\_HV. The AVS\_MISO and AVS\_MISO\_HV pins are open drain and require a pull-up resistor to the system AVSBus supply.

The MP2965 supports the following AVSBus protocol specified commands:

- Voltage read/write
- V<sub>OUT</sub> transition rate read/write
- Current read
- Temperature read
- Voltage reset
- Power mode read/write
- AVSBus status read/write
- AVSBus version read

The MP2965 also supports a slave interrupt function.

In AVSBus mode, the SVID communication is disabled. The AVSBus address setting is the same as the SVID address with the register MFR\_ADDR\_SVID\_AVSBUS (E6h, Page 0). Refer to the Page 0 Register Map section on page 106 for more details.



# PMBUS COMMANDS FOR RAIL 1/2

Command Code	Command Name	Access	Byte	Page 0	Page 1	PMBus W/R PRT?
00h	PAGE	r/w	1	✓	✓	N
01h	OPERATION	r/w	1	✓	✓	Y
03h	CLEAR_FAULTS	send	0	✓	✓	N
04h	MFR_LINE_FLOAT_EN	r/w	1		✓	Y
05h	BIOS_UPDATE	r/w	0	✓	✓	N
09h	MFR_VR_CONFIG2	r/w	2	✓	✓	Υ
0Dh	MFR_VID_SLEW_SLOW	r/w	1	✓	✓	Y
0Eh	MFR_VID_SLEW_FAST	r/w	2	✓	✓	Y
0Fh	DRMOS_CS_GAIN	r/w	2	✓		Υ
10h	EEPROM_WRITE_PROTECT	r/w	1	✓		Υ
15h	STORE_USER_ALL	send	0	✓	✓	Υ
16h	RESTORE_USER_ALL	send	0	✓	✓	N
19h	PMBUS CAPABILITY	r	1	✓		N
1Dh	MFR_EEPROM_CTRL	r/w	1	✓		Υ
1Eh	MFR PWM TIME LIMIT	r/w	2	✓	✓	Υ
1Fh	MFR_VR_CONFIG4	r/w	2	✓	✓	Υ
20h	PMBUS_VOUT_MODE	r	1	✓		N
21h	VOUT_COMMAND	r/w	2	✓	✓	N
22h	VOUT_TRIM	r/w	2	✓	✓	N
23h	VOUT_OFFSET	r/w	2	✓	✓	N
24h	VOUT MAX	r/w	2	✓	✓	Υ
27h	VOUT_TRANSITION_RATE	r/w	2	✓	✓	Υ
29h	VOUT_SENSE_SET	r/w	2	✓	✓	Υ
2Bh	VOUT MIN	r/w	2	✓	✓	Υ
2Ch	MFR_SLOPE_ADV_CTRL	r/w	2	✓	✓	Υ
2Eh	MFR_VR_PROTECT_SET	r/w	2	✓	✓	Υ
35h	VIN_ON	r/w	2	✓		Υ
36h	VIN OFF	r/w	2	✓		Υ
38h	IOUT CAL GAIN PMBUS	r/w	2	✓	✓	Υ
39h	IOUT_CAL_OFFSET_PMBUS	r/w	2	✓	✓	Υ
3Ah	MFR_AVSBUS_CONFIG	r/w	2	✓		Υ
43h	VOUT UV WARN LIMIT	r/w	2	✓	✓	Υ
44h	MFR VR CONFIG3	r/w	2	✓	✓	Υ
45h	MFR_APS_FS_CTRL	r/w	2	✓	✓	Υ
46h	MFR_FS_LIMIT_12P	r/w	2	✓		Υ
47h	MFR_FS_LIMIT_34P	r/w	2	✓		Υ
48h	MFR_FS_LIMIT_56P	r/w	2	✓		Υ
49h	MFR_FS_LIMIT_7P	r/w	1	✓		Υ
4Ah	IOUT_OC_WARN_LIMIT	r/w	2	✓	✓	Υ
4Dh	MFR_IMON_DGTL_GAIN	r/w	2	✓	✓	Υ



# PMBUS COMMANDS FOR RAIL 1/2 (continued)

Command Code	Command Name	Access	Byte	Page 0	Page 1	PMBus W/R PRT?
4Eh	MFR_IDROOP_CTRL	r/w	2	✓	✓	Υ
51h	OT_WARN_LIMIT	r/w	1	✓		Υ
55h	VIN_OV_FAULT_LIMIT	r/w	2	✓		Y
58h	VIN_UV_WARN_LIMIT	r/w	2	✓		Υ
5Dh	MFR_PGOOD_SET	r/w	2	✓	✓	Y
5Eh	POWER_GOOD_ON	r/w	2	✓	✓	Y
5Fh	POWER_GOOD_OFF	r/w	2	✓	✓	Y
60h	TON_DELAY	r/w	2	✓	✓	Υ
64h	TOFF_DELAY	r/w	2	✓	✓	Υ
6Ah	POUT_OP_WARN_LIMIT	r/w	2	✓	✓	Υ
74h	READ_CS12	r	2	✓		N
751	READ _CS34			✓		N
75h	READ_CS67	r	2		✓	N
701	READ _CS56		0	✓		N
76h	READ_CS5	– r	2		✓	N
77h	READ _CS7	r	2	✓		N
78h	STATUS BYTE	r	1	✓	✓	N
79h	STATUS_WORD	r	2	✓	✓	N
7Ah	STATUS_VOUT	r	1	✓	✓	N
7Bh	STATUS_IOUT	r	1	✓	✓	N
7Ch	STATUS_INPUT	r	1	✓		N
7Dh	STATUS_ TEMPERATURE	r	1	✓		N
7Eh	STATUS_ CML	r	1	✓	✓	N
88h	READ VIN	r	2	✓		N
89h	READ_IIN	r	2	✓		N
8Bh	READ_VOUT	r	2	✓	✓	N
8Ch	READ_IOUT	r	2	✓	✓	N
8Dh	READ_TEMPERATURE	r	2	✓		N
96h	READ_POUT	r	2	✓	✓	N
97h	READ PIN	r	2	✓		N
A5h	MFR_CS_OFFSET1	r/w	2	✓		Υ
A6h	MFR CS OFFSET2	r/w	2	✓		Υ
	IOUT RPT GAIN HC			<b>√</b>		Y
A7h	MFR_PWD_USER	r/w	2		<b>√</b>	Y
A8h	IOUT_RPT_GAIN_SVID_AVS	r/w	2	<b>√</b>	<b>√</b>	Y
A9h	IOUT_RPT_OFFSET_SVID_AVS	r/w	2	<b>√</b>	<b>√</b>	Y
ACh	MFR_PWM_STATE_ADV	r/w		<b>√</b>		Y



# PMBUS COMMANDS FOR RAIL 1/2 (continued)

Command Code	Command Name	Access	Byte	Page 0	Page 1	PMBus W/R PRT?
B0h	MFR_DROOP_CMPN1	r/w	2	✓	✓	Υ
B2h	MFR_DROOP_CMPN2	r/w	2	✓	✓	Υ
BDh	MFR_ICC_MAX	r/w	2	✓	✓	Υ
DEF	MFR_PIN_MAX		0	✓		Υ
BEh	MFR_PIN_SET	r/w	2		✓	Υ
BFh	SVID_VENDOR_PRODUCT_ID	r/w	2	✓		N
C0h	CONFIG_ID	r/w	2	✓		N
C1h	SVID_LOT_CODE_PROTOCOL_ID	r/w	2	✓	✓	N
C2h	SVID_CAPABILITY_DC_LL	r/w	2	✓	✓	N
C3h	SVID_SR_FAST_SR_SLOW	r/w	2	✓	✓	N
0.41	SVID_VR_TVRRDY_TOLERANCE1	,		✓		N
C4h	SVID_VR_CONFIG_TOLERANCE2	r/w	2		✓	N
OFL	MFR_APS_LEVEL_1P			✓		Y
C5h	MFR_APS_LEVEL_45P	r/w	2		✓	Υ
0.01	MFR_APS_LEVEL_23P	,	2	✓		Υ
C6h	MFR_APS_LEVEL_6P	r/w			✓	Υ
C7h	MFR_APS_SET	r/w	2	✓	✓	Y
C9h	MFR_IDROOP_OFFSET	r/w	1	✓	✓	Y
CBh	MFR_DC_LOOP_CTRL	r/w	2	✓	✓	Υ
CCh	MFR_APS_CTRL	r/w	2	✓	✓	Υ
CDh	MFR_OSR_SET	r/w	2	<b>√</b>	✓	Υ
CEh	MFR_BLANK_TIME	r/w	2	✓	✓	Y
CFh	MFR DDR SET	r/w	1	✓		Υ
D4h	MFR_SLOPE_SR_4P	r/w	2	<b>✓</b>		Υ
D5h	MFR SLOPE CNT 4P	r/w	2	<b>✓</b>		Υ
	MFR_SLOPE_SR_3P			<b>✓</b>		Υ
D6h	MFR_SLOPE_SR_5P	r/w	2		✓	Υ
<b>.</b>	MFR SLOPE CNT 3P	,		<b>✓</b>		Υ
D7h	MFR_SLOPE_CNT_5P	r/w	2		Υ	
	MFR_SLOPE_SR_2P			<b>✓</b>		Υ
D8h	MFR_SLOPE_SR_6P	r/w	2		✓	Υ
	MFR_SLOPE_CNT_2P			<b>✓</b>		Υ
D9h	MFR SLOPE CNT 6P	r/w	2		✓	Υ
	MFR_SLOPE_SR_1P			<b>✓</b>		Υ
DAh	MFR_SLOPE_SR_7P	r/w	2		✓	Y
	MFR_SLOPE_CNT_1P	r/w	2	✓		Υ
DBh	MFR_SLOPE_CNT_7P				✓	Υ
DCh	MFR SLOPE SR DCM	r/w	2	✓	✓	Υ
DDh	MFR_SLOPE_CNT_DCM	r/w	2	✓	✓	Υ



# PMBUS COMMANDS FOR RAIL 1/2 (continued)

Command Code	Command Name	Access	Byte	Page 0	Page 1	PMBus W/R PRT?
DEh	MFR_SLOPE_TRIM1	r/w	2	✓	✓	Y
DFh	MFR_SLOPE_TRIM2	r/w	2	✓	✓	Y
E0h	MFR_SLOPE_TRIM3	r/w	2	✓		Y
E1h	MFR_ADDR_PMBUS	r/w	2	✓		Y
E2h	MFR_LOOP_PI_SET	r/w	2	✓	✓	Y
E3h	MFR_CB_LOOP_CTRL	r/w	1	✓	✓	Y
E4h	MFR_VR_CONFIG	r/w	2	✓	✓	Y
E5h	MFR_VBOOT_SET	r/w	2	✓	✓	Y
E6h	MFR_ADDR_SVID_AVSBUS	r/w	2	✓		Y
F75	MFR_IIN_CAL_GAIN		2	✓		Y
E7h	MFR_IIN_CAL_OFFSET	r/w			✓	Y
E8h	MFR_TEMP_CAL	r/w	2	✓		Y
E9h	MFR_CUR_GAIN	r/w	2	✓	✓	Y
EBh	MFR_FS_LOOP_CTRL	r/w	2	✓	✓	Y
ECh	MFR_FS	r/w	2	✓	✓	Y
EDh	MFR_OTP_SET	r/w	2	✓		Y
EEh	MFR_OCP_TOTAL_SET	r/w	2	✓	✓	Y
EFh	MFR_VCCIO_FAULT_SET	r/w	2	✓		Y
F0h	MFR_OCP_PHASE_SET	r/w	1	✓	✓	Y
F1h	MFR_OVP_UVP_SET	r/w	2	✓	✓	Y
F2h	PWD_CHECK_CMD	send	2	✓		N
FCh	MFR_FAULTS1	r	2	✓		N
FDh	MFR_FAULTS2	r	2	✓		N
FEh	MFR_FAULTS3	r	2	✓		N
FFh	FFh CLEAR_EEPROM_FAULTS			✓		N



# PMBUS COMMANDS FOR EERPOM (PAGE 29)

Command Code	Command Name	Access	Bytes	Page 29	PMBus W/R PRT?
81h	PVID_VID1_VBOOT1	rom	2	✓	Υ
82h	PVID_VID2_VBOOT2	rom	2	✓	Υ
83h	PVID_VID3_VBOOT3	rom	2	✓	Υ
84h	PVID_VID4_VBOOT4	rom	2	✓	Υ
85h	PVID_VID5_VBOOT5	rom	2	✓	Υ
86h	PVID_VID6_VBOOT6	rom	2	✓	Υ
87h	PVID_VID7_VBOOT7	rom	2	✓	Υ
88h	PVID_VID8_VBOOT8	rom	2	✓	Υ
F9h	PRODUCT_REV_USER	rom	2	✓	Υ
FCh	MFR_STORE_FAULTS1	rom	2	✓	Υ
FDh	MFR_STORE_FAULTS2	rom	2	✓	Υ
FEh	MFR_STORE_FAULTS3	rom	2	✓	Υ



# **PAGE 0 REGISTER MAP**

# **PAGE (00h)** (Page 0)

The PAGE command provides the ability to configure, control, and monitor all registers, including test mode and the EEPROM, through only one physical address.

Command	PAGE								
Format		Unsigned binary							
Bit	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	х	х		PAGE					

Bits	Bit Name	Description
7:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
5:0	PAGE	Registers page selector.  0x00: Page 0, all PMBus commands address operating registers on Page 0 0x01: Page 1, all PMBus commands address operating registers on Page 1 0x02: Page 2, all PMBus commands address the test mode registers 0x28: Page 28, all PMBus commands address the EEPROM registers (00h~FFh) 0x29: Page 29, all PMBus commands address the EEPROM registers (100h~1FFh) others: ineffective  Note: MFR_EEPROM_CTRL (06h) bit[2] (EE_WORD_WR_EN) determines if Page 28/29 is accessible or not.  EE_WORD_WR_EN = 0: Page 28/29 is not accessible EE_WORD_WR_EN = 1: Page 28/29 is accessible

# OPERATION (01h) (Page 0)

The OPERATION command on Page 0 is used to turn the Rail 1 output on/off in conjunction with the input from EN1. It also provides two bits to select PMBus override or AVSBus override mode and one bit to enable VOUT\_COMMAND (21h), even in AVSBus override mode.

Command		OPERATION								
Format		Unsigned binary								
Bit	7	6	5	4	3	2	1	0		
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
Function					Х	х		Х		

Bits	Bit Name	Description
		Operation mode.
7:6	OPERATION_MODE	2'b00: Hi-Z off 2'b01: soft off 2'b1x: on
		Selects the VID override mode between PMBus and AVSBus mode.
5:4	AVSBUS_EN	2'b00: disable AVSBus override mode 2'b11: enable AVSBus override mode Others: reserved
3:2, 0	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables VOUT_COMMAND (21h) to control the VID at AVSBus mode.
1	AVS_PMBUS_CTRL	1'b0: VID is controlled by AVSBus interface 1'b1: VID is controlled by PMBus command VOUT_COMMAND



# CLEAR\_FAULTS (03h) (Page 0)

The CLEAR\_FAULTS command is used to clear any fault bit in all statuses and fault registers: STATUS\_BYTE (78h), STATUS\_WORD (79h), STATUS\_VOUT (7Ah), STATUS\_IOUT (7Bh), STATUS\_INPUT (7Ch), STATUS\_TEMPERATURE (7Dh), STATUS\_CML (7Eh), MFR\_FAULTS1 (FCh), MFR\_FAULTS2 (FDh), and MFR\_FAULTS1 (FEh).

This command is write only. There is no data byte for this command.

### BIOS UPDATE (05h) (Page 0)

The BIOS\_UPDATE command is used to update the phase number and MFR\_FS (ECh) value while the VR is outputting power. When the bios updates, the VR is commanded to calculate the on time with Equation (1) immediately.

This command is write only. There is no data byte for this command.

### MFR\_VR\_CONFIG2 (09h) (Page 0)

The MFR\_VR\_CONFIG2 command on Page 0 sets the Rail 1 VBOOT-related options, PVID and PMBus override mode, and Hi-Z shutdown voltage level. The Hi-Z shutdown voltage level is effective only when VID slews down to 0V. VID slewing down to 0V may be caused by a soft off or DVID to 0V. Once the VID-DAC output is lower than the Hi-Z shutdown voltage level, the PWM enters tri-state. The output voltage is discharged by the load current naturally (see Figure 27).

Command		MFR_VR_CONFIG2												
Format		Unsigned binary												
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0												
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r												
Function	Х													

Bits	Bit Name	Description
15:14	RESERVED	Unused. X indicates writes are ignored and reads are always 0.
13	PIN_VBOOT_MUX	Selects the boot-up voltage from pin 25 (BOOT) when the pin boot mode is enabled.
13	FIN_VBOOT_MOX	1'b0: unsupported 1'b1: pin boot voltage is from pin 25 (BOOT)
12	RESERVED	Always set this bit to 0.
		Selects the boot-up voltage from the register or pin.
11	BOOT_MODE_SEL	1'b0: VBOOT is set by the register MFR_VBOOT (E5h) 1'b1: PMBus VBOOT is from the pin (BOOT). BOOT is assigned by bit[13] in this command.
		Enables Rail 1 PVID mode.
10	PVID_EN	1'b0: disable PVID mode 1'b1: enable PVID mode
		Enables PMBus override mode.
9	PMBUS_EN	1'b0: disable PMBus override mode 1'b1: enable PMBus override mode
8:0	VID_SHUT_DOWN	VID threshold at which all PWMs go into tri-state when the VID slews to 0V. This bit is in direct format with VID resolution. 1 VID step/LSB.

50




Figure 27: EN Soft-Off to High-Z Off Level

# MFR\_VID\_SLEW\_SLOW (0Dh) (Page 0)

THE MFR\_VID\_SLEW\_SLOW COMMAND ON Page 0 SELECTS THE Rail 1 VID TRANSITION SLOW SLEW RATE. This command is proportional with the VID FAST SLEW RATE, WHICH IS SET WITH COMMAND MFR\_VID\_SLEW\_FAST (0EH). THE VID SLOW SLEW RATE DEFINES THE VID SLEW RATE during BOOT\_UP, OPERATION COMMAND SOFT\_OFF, AND SVID INTERFACE SET VID SLOW COMMAND.

Command		MFR_VID_SLEW_SLOW											
Format		Unsigned binary											
Bit	7	7 6 5 4 3 2 1 0											
Access	r/w	r/w r/w r/w r/w r/w r/w											
Function	x x SLEW SLOW SR												

Bits	Bit Name	Description					
7:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.					
5	VR13_HC_SUPPORT	1'b0: VR13.HC mode not supported 1'b1: VR13.HC mode supported					
4	VD42 HC ACTIVE INI	Enable VR13.HC initially. The CPU can enable or disable VR13.HC mode with SVID command SLOW SLEW SELECTOR (2Ah). Per VR13.HC spec, the default is to disable it, initially.					
4	VR13_HC_ACTIVE_INI	1'b0: disable VR13.HC initially 1'b1: enable VR13.HC initially, the parameters setting for VR13.HC is effective and is returned to the SVID interface					
3:0	4'b1xxx: SLEW_SLOW_SR = FAST_SR/16 4'b01xx: SLEW_SLOW_SR = FAST_SR/8 4'b001x and 4'b0000: SLEW_SLOW_SR = FAST_SR/4 4'b0001: SLEW_SLOW_SR = FAST_SR/2						
		Where FAST_SR is the VID fast slew rate defined in register MFR_VID_SLEW_FAST (0Eh) bit [5:0]. The value of "x" does not matter.					

## MFR\_VID\_SLEW\_FAST (0Eh) (Page 0)

The MFR\_VID\_SLEW\_FAST command on Page 0 sets the VID fast slew rate and extra VID steps when VID is ramping up. The fast slew rate defines the SVID interface, Set VID fast slew rate, and EN soft-off fast slew rate.

Command		MFR_VID_SLEW_FAST										
Format		Direct										
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0										
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r										
Function	Х	X X X X X X X X SLEW_FAST_CNT										



Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:6	VID_PLUS_STEP	Sets the count of extra VID steps when DVID is up. The extra VID steps are used to compensate for the droop voltage caused by the charging output capacitor during DVID up. This bit is only effective after the boot-up voltage is settled. 1 VID step/LSB.
		Sets the VID fast slew rate by setting the time interval of each VID step. It is in direct format. 50ns/LSB.
		The slew rate can be calculated with the equation below:
5:0	SLEW_FAST_CNT	$FAST\_SR(mV/\mu s) = \frac{VID\_STEP(mV)}{SLEW\_FAST\_CNT \times 0.05(\mu s)}$
		Where VID_STEP is 5mV or 10mV determined by bit[8] of MFR_VR_CONFIG (E4h).

# DRMOS\_CS\_GAIN (0Fh) (Page 0)

The DRMOS\_CS\_GAIN command inputs the typical current sensing gain of the Intelli-Phase for both Rail 1 and Rail 2.

Command		DRMOS_CS_GAIN														
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	v r/w														
Function	Х	х	Х	Х	Х	Х	Х	Х	DRM	IOS_C	S_GAIN	\_R2	DRM	OS_C	S_GAIN	\_R1

Bits	Bit Name	Description
15:8	RESERVED	Unused.
7:4	DRMOS_CS_GAIN_R2	Sets the Intelli-Phase current sensing gain for Rail 2.  4'b0000: 8.5µA/A  4'b0001: 9.7µA/A  4'b0010: 10µA/A  4'b0011: 5µA/A  Others: TBD
3:0	DRMOS_CS_GAIN_R1	Sets the Intelli-Phase current sensing gain for Rail 1.  4'b0000: 8.5µA/A  4'b0001: 9.7µA/A  4'b0010: 10µA/A  4'b0011: 5µA/A  Others: TBD

# **EEPROM\_WRITE\_PROTECT (10h)** (Page 0)

The EEPROM\_WRITE\_PROTECT command is used to enable EEPROM write protection.

Command		EEPROM_WRITE_PROTECT										
Format		Unsigned binary										
Bit	7	7 6 5 4 3 2 1 0										
Access	r/w	r/w r/w r/w r/w r/w r/w										
Function				EEPRO	M_WP							



Bits	Bit Name	Description
		Enables EEPROM write protection.
7:0	EEPROM_WP	0x63: disable EEPROM write protection Others: enable EEPROM write protection

# STORE\_USER\_ALL (15h) (Page 0)

The STORE\_USER\_ALL command instructs the PMBus device to copy the Page 0 and Page 1 contents of the operating memory to the matching locations in the EEPROM. During the copying process, the device calculates the CRC for all saved bits and saves the CRC result into the EEPROM. The CRC code is used to check if the data is valid or not at the next power-up or restore.

This command is write only. There is no data byte for this command.

## RESTORE\_USER\_ALL (16h) (Page 0)

The RESTORE\_USER\_ALL command instructs the PMBus device to copy the Page 0 and Page 1 contents from the EEPROM and overwrite the matching locations in the operating memory. In this process, the device calculates the CRC for all restored bits. If the calculated CRC is not matching with the CRC value saved in the EEPROM, the device reports the CRC error via bit[4] of register STATUS\_CML (7Eh). The CRC error protection can be enabled by bit[0] of MFR\_EEPROM\_CTRL (1Dh).

After the power-on reset (POR), the device triggers the memory copy operation from the EEPROM. This process is the same as the operating RESTORE\_USER\_ALL command.

It is *not* permitted to send the RESTORE\_USER\_ALL command while the device is outputting power; otherwise, the command will be ignored.

This command is write only. There is no data byte for this command.

#### PMBUS CAPABILITY (19h) (Page 0)

The PMBUS\_CAPABILITY command on Page 0 provides one byte to return the key features that the MP2965 can support.

Command		PMBUS_CAPABILITY											
Format		Unsigned binary											
Bit	7	7 6 5 4 3 2 1 0											
Access	r	r r r r r r											
Function	1	1 1 0 1 0 0											

Bits	Bit Name	Description
7	PACKET_ERROR_ CHECKING	Always returns 1'b1: packet error checking supported.
6:5	MAXIMUM_BUS_ SPEED	Always returns 2'b10: PMBus/I2C maximum bus speed is 1MHz.
4	SMBALERT#	Always returns 1'b1: the MP2965 has an ALT_P# pin and supports the SMBus alert response protocol.
3	NUMERIC_FORMAT	Always returns 1'b0: numeric data format is in LINEAR 11, ULNEAR 16, SLINEAR 16, and DIRECT format.
2	AVSBUS_SUPPORT	Always returns 1'b1: AVSBus supported.
1:0	RESERVED	Reserved. Always returns 2'b00.

## MFR\_EEPROM\_CTRL (1Dh) (Page 0)

The MFR EEPROM CTRL is used to control the action of the operating memory and EEPROM.



Command		MFR_EEPROM_CTRL										
Format		Unsigned binary										
Bit	7	6	5	4	3	2	1	0				
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w				
Function	Х											

Bits	Bit Name	Description						
7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.						
		An enable bit to set the EEPROM data to be read or written via the PMBus when switching the Page to 28 or 29.						
6	EE_BYTE_WR_EN	1'b1: enable EEPROM byte write or read via PMBus when turning Page to 28 or 29						
		1'b0: disable EEPROM byte write or read via PMBus when turning Page to 28 or 29						
		Hardware protects PMBus write and read command by configuring the voltage on ADDR_PH.						
5	PMBUS_RW_PIN_EN	1'b0: disables hardware to protect PMBus write and read 1'b1: enables hardware to protect PMBus write and read by setting the voltage setting on ADDR_PH. Refer to Table 8 for a detailed voltage list. When PMBus write and read is protected, the registers marked with column "PMBUS W/R PRT = Y" in the PMBus Commands for Rail 1/2 table on page 47 are protected.						
4	RESERVED	Reserved. This bit is always set to 0.						
3	PMBUS_RW_PWD_EN	Software protects the PMBus write and read command by setting a password to protect the registers from both reading writing. If the password input is incorrect, users cannot read or write the PMI registers marked with column "PMBUS W/R PRT = Y" in the PMBus Comma for Rail 1/2 table on page 47.						
		1'b0: disable password to protect the register from reading and writing 1'b1: enable password to protect the register from reading and writing						
2	OPERATION_ALL_ CALL EN	Enables the OPERATION command (01h) addresses on both rails regardless of the value of the PAGE (00h) command to control the power-up sequence of both Rail 1 and Rail 2.						
	OALL_LIV	1'b0: OPERATION command (01h) only addresses an associated single rail 1'b1: OPERATION command (01h) addresses both rails						
	FLT SAVE EEPROM	Enables auto-saving fault status into the EEPROM.						
1	EN EN	1'b0: disable fault status auto-saving into EEPROM 1'b1: enable fault status auto-saving into EEPROM						
		Enables CRC fault protection.						
		1'b0: EEPROM CRC fault will not stop the output power 1'b1: EEPROM CRC fault stops the output power. The device then enters shutdown mode.						
0	CRC_PROTECT_EN	In the process of storing memory data to the EEPROM, the device calculates the CRC for all saved bits and saves the CRC result in the EEPROM. In the process of restoring the EEPROM data to the memory, the device calculates the CRC for all restored bits. At the end of the restore process, the device checks the CRC results saved in the EEPROM with the calculated CRC. If they are not matched, the device reports the CRC fault and sets bit[4] of STATUS_CML (7Eh).						

# MFR\_PWM\_TIME\_LIMIT (1Eh) (Page 0)

This MFR\_PWM\_TIME\_LIMIT command on Page 0 sets the PWM minimum on-time and minimum off-time for Rail 1.



Command		MFR_PWM_TIME_LIMIT														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	TON	TON_LIMIT_TO_VCAL			MIN_ON_TIME MIN_OFF_TII				IME			

Bits	Bit Name	Description						
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.						
11:8	TON_LIMIT_TO_VCAL	Sets the T <sub>ON</sub> limit below which the DC loop regulation will never be held. In the MP2965, the DC loop can be held if the PWM period meets the condition set in MFR_DC_LOOP_CTRL (CBh) bit[13:7]. However, if the calculated PWM on time from Equation (1) is less than the time set by TON_LIMIT_TO_VCAL, the DC loop is always in regulation. 5ns/LSB.						
7:5	MIN_ON_TIME	Sets the PWM minimum on-time. 5ns/LSB.						
		Sets PWM minimum off-time with 15ns offset. 20ns/LSB.						
4:0	MIN_OFF_TIME	The minimum off-time of Rail 1 can be calculated with:						
		$PWM\_MIN\_OFF\_TIME(ns) = MIN\_OFF\_TIME \times 20(ns) + 15(ns)$						

# MFR\_VR\_CONFIG4 (1Fh) (Page 0)

The MFR\_VR\_CONFIG4 command on Page 0 sets some basic configurations for Rail 1.

Command		MFR_VR_CONFIG4														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		PMBUS_TIMEOUT														

Bits	Bit Name	Description
15	VID_>2LSB_ALT_MOD	Selects the SVID ALT# behavior when the DVID step is greater than two. This bit is only effective when the VID resolution is 5mV/step.
15	E	1'b0: ALT# asserts after VR_SETTLE 1'b1: ALT# asserts two VID steps before VR_SETTLE
		Sets the PMBus timeout time with the following equation:
14:11	PMBUS TIMEOUT	P M B U S _ T I M E O U T × 1.6 m s + 1.5 m s
	_	If SCL_P is low for longer than PMBUS_TIMEOUT, the controller resets the PMBus communication and stays idle.
		Enables VDIFF short to GND protection.
10	VDIFF_SCP_EN	1'b0: disable VDIFF SCP 1'b1: enable VDIFF SCP
9:7	VDIFF_SC_BLANK_ TIME	Sets the blanking time of VDIFF short to GND protection. When VDIFF shorts to GND for longer than the blanking time, the controller shuts down the associated rail accordingly. 400ns/LSB with +200ns offset.
		Enables OCP phase during the soft-start process. Active on both Rail 1 and Rail 2.
6	OCP_PHASE_SS_EN	1'b0: disable OCP phase during soft-start process 1'b1: enable OCP phase during soft-start process



5:4	OCP_PHASE_PWM_ BLANK_TIME	Sets the PWM-set signal blanking time when the OCP_Phase limit is tripped. If the phase current remains higher than OCP_Phase after the PWM-set blanking time, the present phase is skipped, and the next phase is turned on. The time setting is active for both rails. 20ns/LSB with 15ns offset.
		BLANK_TIME= 20ns/LSB × OCP_PHASE_SET +15ns
		Enables the IMON 2-point digital filter internal IC.
3	IOUT_DGTL_FLT_EN	1'b0: enable the IMON 2-point digital filter 1'b1: disable the IMON 2-point digital filter
	OVD/OCD DHASE/	Enable V <sub>OUT</sub> OVP/OCP_Phase/COMP DAC debug mode. Once in enable debug mode, the OVP threshold, OCP_Phase limit, and VCOMP DAC input can be set with specific registers. The associated register setting on Page 0 is not effective anymore. This bit is for ATE trimming.
2	OVP/OCP_PHASE/ COMP_DAC_DBG	1'b0: normal mode 1'b1: enable V <sub>OUT</sub> OVP/OCP_Phase/COMP DAC debug mode. The OCP_Phase limit is directly from register F0h bit[7:0] on Page 0 with 10mV/LSB. The V <sub>OUT</sub> OV threshold is directly from register 24h bit[8:0] on Page 0 with 10mV/LSB. V <sub>COMP</sub> is directly from register 6Ch bit[7:0] on Page 2 with 1.37mV/LSB.
1:0	DECAY_LENGTH	Sets the minimum time of each VID step in decay mode. It is used to set the maximum decay slew rate. VID is forced to ramp down one VID step once the present VID step is longer than the time set by DECAY_LENGTH. 100ns/LSB.

PMBUS\_VOUT\_MODE (20H) (PAGE 0)

The PMBUS\_VOUT\_MODE command on Page 0 provides one byte to return Vout.

Command		PMBUS_VOUT_MODE									
Format		Unsigned binary									
Bit	7	6	5	4	3	2	1	0			
Access	r	r	r	r	r	r	r	r			
Function	0	0	1	0	0	0	0	1			

Bits	Bit Name	Description
7:5	DEVICE_VOUT_MODE	Always returns 3'b001: VOUT is in VID mode
4:0	VID_CODE_TYPE	Always returns 5'b00001: indicates that the VID code is for Intel CPU

# VOUT\_COMMAND (21h) (Page 0)

The VOUT\_COMMAND command on Page 0 sets the reference voltage VID at PMBus override mode and sets the over-clocking fixed mode at AVSBus and SVID override mode.

Command		VOUT_COMMAND														
Format		VID														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	Х	VOUT_COMMAND								

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_COMMAND	Sets the reference voltage VID at PMBus override mode. It is in Intel VID format with 5mV or 10mV per step. The VID resolution is determined by bit[8] of MFR_VR_CONFIG (E4h). 1 VID step/LSB.



## VOUT\_TRIM (22h) (Page 0)

The VOUT\_TRIM command on Page 0 instructs the device to fine-tune the Rail 1 output voltage. The VOUT\_TRIM is added to the remote sense amplifier output to change the final output voltage. Note that the output PMBus-reported value in READ\_VOUT (8Bh) is not affected by VOUT\_TRIM. VOUT\_TRIM can be used to fine-tune the output voltage.

Command								VOUT	TRIM							
Format							Direct	, two's	comple	ement						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	Х	Х	Х			VC	UT_TF	RIM		
Bits	Bit Na	ame			Desc	ription										
15:7	RESE	RVED			Unus	ed. X ir	ndicates	that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
					resolu bit[11 0.5m' 0.8m'	ution is ]). V/LSB v	e outpus relate with VD with VD	d with IFF un IFF ha	the V it gain If gain	DIFF (	gain se	et by \	VOUT_			
6:0	VOUT_TRIM												n			

## VOUT\_OFFSET (23h) (Page 0)

The VOUT\_OFFSET command on Page 0 instructs the device to add an offset over the VID from the SVID, AVSBus, or PMBus interface and affects the final reference voltage. The data is in a direct format. It is also referred to as over-clocking tracking mode.

Command							٧	OUT_C	OFFSE	Τ						
Format		Direct, two's complement														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	V V V V V V V V V V V V V V V V V V V														

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Add an offset over the VID from the SVID, AVSBus, or PMBus interface and affects the final reference voltage. This bit is in direct format. 1 VID step/LSB.
		This value is in two's complement format. Bit[7] is the sign bit. The values listed below shows the binary data and real-world value.
7:0	VOUT_OFFSET	8'b 0000 0000: 0 8'b 0000 0001: +1 VID step 8'b 0111 1111: +127 VID steps 8'b 1000 0000: -128 VID steps 8'b 1000 0001: -127 VID steps 8'b 1111 1111: -1 VID step



## VOUT\_MAX (24h) (Page 0)

The VOUT\_MAX command on Page 0 sets the maximum reference voltage of the Rail 1 VID-DAC to set the maximum output voltage. When an external resistor divider is applied, the maximum voltage is clamped to VOUT\_MAX/K<sub>R</sub>. K<sub>R</sub> is the dividing ratio of the resistor divider.

Command								VOUT	_MAX							
Format								VI	D							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w															
Function	Х	X X X X X X X VOUT_MAX														
Bits	Bit Na	Bit Name Description														
15:9	RESE	RVED			Unus	ed. X ir	ndicates	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
8:0	RESERVED Unused. X indicates that writes are ignored and reads are always 0.  VOUT_MAX Sets the maximum reference voltage of the VID-DAC in VID format. 1 VID step/LSB.															

## VOUT\_TRANSITION\_RATE (27h) (Page 0)

The VOUT\_TRANSITION\_RATE command on Page 0 sets the Rail 1 dynamic VID transition slew rate at PMBus and PVID VID override mode and sets the AVSBus initial DVID slow rate. This command also sets the soft-off slew rate when selected by register MFR\_VR\_CONFIG3 (44h) bit[5:4]. This command is only effective after the soft start-up ends.

Command						,	VOUT_	TRANS	SITION	_RATE						
Format								Dir	ect							
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	V V V V V V V V V V V V V V V V V V V														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the Rail 1 dynamic VID transition slew rate at AVSBus and PMBus VID override mode. 100ns/LSB.
		The PMBus, PVID DVID, and EN soft-off slew rate can be calculated with:
		$DVID\_SR(mV/\mu s) = \frac{VID\_STEP(mV)}{VOUT\_TRANS\_CNT \times 0.1(\mu s)}$
8:0	VOUT_TRANS_CNT	The AVSBus initial DVID slew rate and also the maximum DVID slew rate that the VR can handle can be calculated with:
		$DVID\_SR\_INI(mV/\mu s) = \frac{10(mV)}{VOUT\_TRANS\_CNT \times 0.1(\mu s)}$
		Where VID_STEP is 5mV or 10mV (determined by the VID resolution determined by bit[8] of MFR_VR_CONFIG (E4h)), and VOUT_TRANS_CNT is the decimal value defined in VOUT_ TRANSITION_RATE (27h).

### VOUT\_SENSE\_SET (29h) (Page 0)

The VOUT\_SENSE\_SET command on Page 0 sets the  $V_{\text{OUT}}$  sense-related options. This command is for Rail 1 only.



Command							VO	UT_SE	NSE_S	SET						
Format							L	Jnsigne	d binar	у						
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	х	Y Y Y Y VOLIT SCALE														

Bits	Bit Name	Description
15:13	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the sensing point of V <sub>OUT</sub> DC loop calibration.
12	DC_LOOP_SNS_SEL	1'b0: VFB pin 1'b1: VDIFF pin

		Selects the gain of the remote sense amplifier.
11	VDIFF_GAIN_SEL	1'b0: unity gain. VOUT is limited to 2.0V. 1'b1: half gain
		ADC sensing gain selector of VDIFF and VFB.
10:9	VDIFF_VFB_ADC_GAIN	2'b00: half gain 2'b01: unity gain 2'b10 and 2'b11: three-quarter gain
		Set the ADC sense gain to 2'b01 when the remote sense amplifier gain is set to half gain, or the device works erroneously.
8:0	VOUT_SCALE	Sets the Rail 1 VREF-to-VOUT dividing ratio when an external resistor divider is used. VREF ranges from 0.25 - 2V. Equation (15) shows the calculation of VOUT_SCALE.

When  $V_{\text{OUT}}$  is larger than 3V, the output voltage must be divided to the reference voltage within 0.25 - 2V. The MP2956 provides two methods of output voltage sensing: remote sense and local sense. Remote sense provides better load regulation. Figure 28 shows the typical connections when  $V_{\text{OUT}}$  is larger than 3V and a remote sense is applied.




Figure 28: Output Divider Connections with Remote Sense

VOUT\_SENP and VOUT\_SENN are from the load and must be routed as a differential pair on quiet areas. Calculate the voltage divider ratio in Figure 28 using Equation (13):

$$K_{R_{LRS}} = \frac{V_{REF}}{V_{OUT}} = \frac{1}{(\frac{1}{R_{div1}} + \frac{2}{R_{div2}} + \frac{1}{40K}) \times R_{div1}}$$
(13)

To prevent the output voltage from being out of regulation, ensure that the voltage on VOSEN is lower than the maximum allowed sensing voltage (VDD33 - 0.3V) at any time.

For output voltage designs above the VOSEN pin specification, connect the output divider as shown in Figure 29. VORTN is connected to AGND directly to disable the remote sense.




Figure 29: Output Divider Connections with Local Sense

Calculate the voltage divider ratio in Figure 29 using Equation (14):

$$K_{R_{LS}} = \frac{V_{REF}}{V_{OUT}} = \frac{1}{(\frac{1}{R_{div1}} + \frac{1}{R_{div2}} + \frac{1}{80K}) \times R_{div1}}$$
(14)

Where  $K_{R_RS}$  and  $K_{R_RS}$  must be programmed into the MP2965 by the PMBus command VOUT\_SENSE\_SET (29h) bit[8:0] (i.e.: VOUT\_SCALE). The calculation of VOUT\_SCALE is shown in Equation (15):

$$VOUT_SCALE = \frac{2^5}{K_p}$$
 (15)

Where VOUT\_SCALE is the programmed decimal value in register VOUT\_SENSE\_SET (29h), and  $K_R$  is the value of  $K_{R_RS}$  and  $K_{R_RS}$ .

The MP2965 uses VOUT\_SCALE to determine the reference voltage.

The reference voltage calculation in the MP2965 is shown in Equation (16):

$$V_{REF} = \frac{2^5}{VOUT SCALE} \times V_{OUT}$$
 (16)

Table 10a shows the recommended output divider resistors and PMBus register settings for typical POL output voltages. Table 10a shows the resistor values in Figure 28 when remote sense is applied. Table 10b shows the resistor values in Figure 29 when local sense is applied.

Table 10a: Recommended Output Dividers with Remote Sensing

V <sub>OUT</sub> (V)	R <sub>div1</sub> (kΩ)	$R_{div2}$ (k $\Omega$ )	K <sub>R</sub>	VOUT_SENSE_SET (29h)	V <sub>REF</sub> (V)
3.3	3.01	2.05	0.25	0x0020	0.825
5	3.01	1.2	0.164	0x0015	0.82

Table 10b: Recommended Output Dividers with Local Sense

Vout (V)	$R_{div1}(k\Omega)$	R <sub>div2</sub> (kΩ)	K <sub>R</sub>	VOUT_SENSE_SET (29h)	V <sub>REF</sub> (V)
3.3	6.04	2.05	0.25	0x0020	0.825
5	6.04	1.2	0.164	0x0015	0.82

Note: NS means not stuffed.

VOUT\_MIN (2Bh) (Page 0)



The VOUT\_MIN command on Page 0 instructs the device to limit the minimum output voltage of Rail 1. When the output voltage decoded from the SVID, AVSBus, and PMBus interface is lower than what is set by VOUT\_MIN (2Bh), the output voltage is clamped to VOUT\_MIN.

When an external resistor divider is applied on VOSEN, the minimum output voltage is clamped to VOUT\_MIN/K<sub>R</sub>. K<sub>R</sub> is the dividing ratio of the divider.

Command								VOUT	_MIN							
Format								VI	D							
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	V V V V V V V V V V V V V V V V V V V														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_MIN	Sets the minimal VID of Rail 1. Any VID lower than this value is clamped to VOUT_MIN. This bit is in VID format with 5mV or 10mV per LSB.

# MFR\_SLOPE\_ADV\_CTRL (2Ch) (Page 0)

The MFR\_SLOPE\_ADV\_CTRL command on Page 0 programs the slope compensation-related options.

Command				MFR_SLOPE_ADV_CTRL													
Format							U	Insigne	d binar	у							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Х	Х	Х	Х			SLO	PE_INI	_ISOU	RCE				Х			
Bits	Bit Na	ame			Desci	ription											
15:12, 2	RESE	RVED			Unus	ed. X ir	dicates	that w	rites ar	e ignor	ed and	reads	are alw	ays 0.			
					Enab	les initia	al slope	compe	ensatio	n befor	e soft s	tart.					
11	SLOF	PE_INI_	_EN			1'b0: disable initial slope compensation 1'b1: enable initial slope compensation											
10:5	SLOF	PE_INI_	ISOUF	RCE	can b V <sub>SLOP</sub> Desig	Sets the current source value for initial slope compensation. The slope voltage can be calculated with the equation below: $V_{\text{SLOPE\_INI}}\left(\text{mV}\right) = 0.845 \times \text{SLOPE\_INI\_ISOURCE}$ Design the initial slope voltage to be 1.5 ~ 2 times of the full-phase nominal slope voltage. Refer to Equation (17) to calculate the full-phase slope voltage.											
4	SLOF	PE_RS1	Γ_SEL		Selects the slope compensation resetting time.  1'b0: slope compensation is reset during SLOPE_RST_TIME defined with PMBus command MFR_BLANK_TIME (CEh) bit[11:6]  1'b1: slope compensation is reset when PWM is high												
3	AC_E	OC_DR	OOP_S	EL	1'b0:	select I	DC dro	roop in op injed op injed	tion								
1	l	UP_PR _MODE			Sets the PWM behavior at DVID up.  1'b0: pre-bias mode, all PWM signals enter Hi-Z-to-Hi individually 1'b1: PWM1 Hi-Z-to-Hi, other PWMs pull low first and pull high when th individual set signal comes										n the		



0	DCM_EXIT_SLOPE_	Resets the slope compensation counter when the VR exits DCM. After the counter is reset, the slope compensation starts and follows the slew rate definition of the activated power state.
	OTTL	1'b0: reset slope compensation counter when DCM is exited 1'b1: does not reset slope compensation counter when DCM is exited

# MFR\_VR\_PROTECT\_SET (2Eh) (Page 0)

The MFR\_VR\_PROTECT\_SET command on Page 0 sets some protection-related options of the MP2965.

Command							MFR_	MFR_VR_PROTECT_SET														
Format		Unsigned binary																				
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0																				
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w						
Function	Х																					

Bits	Bit Name	Description
15:11, 7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
10	PWM_FLT_DTCT_EN	Enables the Rail 1 Intelli-Phase fault type detection with the PWM pin. This bit is only effective when the Intelli-Phase supports fault type reporting at the PWM pin.
		1'b1: enable PWM pin fault-type detection 1'b0: disable PWM pin fault-type detection
9	CS_FLT_EN	Enables VR shutdown when the CS fault is detected on Rail 1. The MP2965 monitors the voltage level on CS. Once CS is lower than 200mV, the MP2965 detects that a CS fault has occurred and latches down immediately.
		1'b0: disable CS fault detection 1'b1: enable CS fault detection
		Enables the VTEMP fault to shut down Rail 1. The MP2965 monitors the voltage level on VTEMP. Once VTEMP is higher than 1.25V, the MP2965 detects that a VTEMP fault has occurred and latches down immediately.
8	VTEMP_FLT_EN	VTEMP fault detection does not affect power stage temperature sensing done by the VTEMP pin. VTEMP fault detection does not affect over-temperature protection, either.
		1'b0: disable VTEMP fault protection 1'b1: enable VTEMP fault protection
6:4	VIN_PRT_DIS	3'b110: disable VIN UVLO and OVP Others: enable VIN UVLO and OVP
3:2	OVD4 DIS	Disables the VOUT OVP1 protection for debugging purposes. It is recommended to enable OVP1 at normal mode.
3.2	OVP1_DIS	2'b01: disable VOUT OVP1 protection Others: enable VOUT OVP1 protection
		Disables over-temperature protection for debugging purposes.
1:0	OTP_DIS	2'b01: disable OTP Others: enable OTP

# VIN\_ON (35h) (Page 0)

The VIN\_ON command is used to set the V<sub>IN</sub> UVLO rising threshold.



Command								VIN	ON							
Format		Direct														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r	r r r r r/w r/w r/w r/w r/w r/w r/w r/w														
Function	1	1 1 1 0 1 x x x VIN ON														

Bits	Bit Name	Description
15:11	EXPONENT	Fixed to 5'b11101.
10:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	VIN_ON	Set the V <sub>IN</sub> UVLO rising threshold. 0.125V/LSB.

## VIN\_OFF (36h) (Page 0)

The VIN\_OFF command is used to set the V<sub>IN</sub> UVLO falling threshold.

Command								VIN_	OFF							
Format		Direct														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	1	1 1 1 0 1 x x x VIN_OFF														

Bits	Bit Name	Description
15:11	EXPONENT	Fixed to 5'b11101.
10:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	VIN_OFF	Sets V <sub>IN</sub> UVLO falling threshold. 0.125V/LSB.

# IOUT\_CAL\_GAIN\_PMBUS (38h) (Page 0)

The IOUT CAL GAIN PMBUS command on Page 0 sets the gain for Rail 1 output current PMBus reporting. The MP2965 senses the output current by sensing the voltage on IMON. The reported output current is returned with the PMBus command READ\_IOUT (8Ch, Page 0).

Command							IOUT_	CAL_G	AIN_P	MBUS								
Format							Linea	r, two's complement										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
Function		ΕX	(PONE	NT	MANTISSA													
Bits	Bit Na	ame			Description													
15:11	EXPO	DNENT			5'b10 5'b10 5'b10	001: ex 010: ex	cponent cponent cponent	: = -15 t = -14	lement	format								



		Calculate the mantissa with the equation below:
		$MANTISSA = \frac{R_{IMON} \times K_{CS}}{16000} \times 2^{-(EXPONENT)}$
10:0	MANTISSA	Where $R_{IMON}$ is the resistor connected from IMON to ground (in $k\Omega$ ), and $K_{CS}$ is the current sense gain of the Intelli-Phase (in $\mu$ A/A).
		Start the design with exponent = -15. When the mantissa > 2048 in low-current applications, increase the exponent from -15 to -13 gradually.

# IOUT\_CAL\_OFFSET\_PMBUS (39h) (Page 0)

The IOUT\_CAL\_OFFSET\_PMBUS command on Page 0 sets the offset for Rail 1 output current PMBus reporting. The reported output current is returned with the PMBus command READ\_IOUT (8Ch, Page 0).

Command		IOUT_CAL_OFFSET_PMBUS													
Format		Linear, two's complement													
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r	r r r r r r/w r/w r/w r/w r/w r/w r/w r/													
Function		EXPONENT X X X X MANTISSA													

Bits	Bit Name	Description
		Exponent for the linear format. This bit is in two's complement format. The value is fixed to:
15:11	EXPONENT	Binary: 11110 Decimal: -2 Real-world value: 0.25A
10:7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
6:0	MANTISSA	The final current report offset can be calculated with: $IOUT\_REPORT\_OFFSET = MANTISSA \times 2^{\text{EXPONENT}}$ Where EXPONENT is always -2, the IOUT_REPORT_OFFSET is set with 0.25A/LSB, and MANTISSA is in two's complement format. Bit[6] is the sign bit. The mantissa list below shows the binary data and real-world $I_{OUT}$ report offset values:
		7'b 000 0000: 0 7'b 000 0001: 0.25A 7'b 011 1111: 15.75A 7'b 100 0000: -16A 7'b 100 0001: -15.75A 7'b 111 1111: -0.25A

# MFR\_AVSBUS\_CONFIG (3Ah) (Page 0)

THE MFR\_AVSBUS\_CONFIG COMMAND ON Page  $\,0\,$  is used to program the options (parameters related  $^{\rm TO}$  avsbus override mode).

Command		MFR_AVSBUS_CONFIG														
Format		Unsigned binary														
Bit	15															
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															



Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Selects the behavior of issuing the Status Response Frame at the AVSBus DVID.
9	SETTLE_PREFIX_ MODE	1'b0: slave only issues Status Response Frame when a Get Status of the corresponding rail is required 1'b1: slave also issues the Status Response Frame if VDONE flag of the status response frame is 1
		Selects the behavior mode of the Status Response Frame at AVSBus mode. VID is controlled by the PMBus interface.
8	DIS_PREFIX_MODE	1'b0: Status Response Frame is issued from the VR to CPU when any of the AVSBus status bits OCW/UVW/OTW/OPW flags are changed 1'b1: Status Response Frame is not issued from the VR to CPU when any of the AVSBus status bits OCW/UVW/OTW/OPW flags are changed
	AVEDUS DDEELY	Selects when the MP2965 issues a status response frame to the CPU at dynamic VID transition. This bit is only effective at AVSBus override mode.
7	AVSBUS_PREFIX_ MODE	1'b0: the MP2965 issues Status Response Frame when either VR rail is settled 1'b1: THE MP2965 issues Status Response Frame when both VR rails are settled
		Mask VDONE to trigger the slave to issue Status Response Frame to the CPU.
6	VDONE_MASK	1'b0: does not mask VDONE 1'b1: mask VDONE
5	OCW_MASK	Mask the OC warning flag to trigger slave to issue the Status Response Frame to the CPU.
3	OCW_WASK	1'b0: does not mask OCW 1'b1: mask OCW
4		Mask the UV warning flag to trigger the slave to issue the Status Response Frame to the CPU.
4	UVW_MASK	1'b0: does not mask UVW 1'b1: mask UVW
2	ODW MACK	Masks the OP warning flag to trigger the slave to issue the Status Response Frame to the CPU.
3	OPW_MASK	1'b0: does not mask OPW 1'b1: mask OPW
2	OTIM MASK	Mask the OT warning flag to trigger the slave to issue the Status Response Frame to the CPU.
2	OTW_MASK	1'b0: does not mask OTW 1'b1: mask OTW
		Selects which pins are muxed as AVSBus communication lines in AVSBus override mode.
1:0	COMM_PORTS_CFG	2'b01: mux ALT# (pin 28) to AVS_MISO, mux SDIO (pin 27) to AVS_MOSI, mux SCLK (pin 26) to AVS_CLK 2'b10: mux VRHOT# (pin 33) to AVS_MISO, mux SDIO (pin 27) to AVS_MOSI, mux SCLK (pin 26) to AVS_CLK 2'b00: no pins are muxed for AVSBus Others: not supported

VOUT\_UV\_WARN\_LIMIT (43h) (Page 0)



The VOUT\_UV\_WARN\_LIMIT command on Page 0 sets the Rail 1  $V_{OUT}$  UV warning threshold. The device sets bit[15] of STATUS\_WORD (79h) and bit[5] of register STATUS\_VOUT (7Ah) and asserts ALT\_P# once a VOUT UV warning occurs.

Command							VOUT	_UV_V	VARN_	LIMIT						
Format								VI	D							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w															
Function	Х	X X X X X X X Y VOUT_UV_WARN_LIMIT														
Bits	Bit Na	ame			Desci	ription										
15:9	RESE	RVED			Unus	ed. X ir	ndicates	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
8:0	VOUT_UV_WARN_ Sets the VOUT UV warning threshold. This bit is in VID format with 5mV or 10mV/LSB, determined by MFR_VR_CONFIG (E4h) bit[8]. 1-VID step/LSB.															

# MFR\_VR\_CONFIG3 (44h) (Page 0)

The MFR\_VR\_CONFIG3 command on Page 0 provides two bytes to program some basic functions for Rail 1.

Command		MFR_VR_CONFIG3														
Format		Direct														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Χ															

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9	OCW_PWRALT_EN	Enable bit to assert PWR_IN_ALT# when the sensed output current is higher than IOUT_OC_WARN_LIMIT. IOUT_OC_WARN_LIMIT is set with the PMBus command IOUT_OC_WARN_LIMIT (4Ah).
		1'b0: does not assert PWR_IN_ALT# when IOUT exceeds the OC warning limit 1'b1: assert PWR_IN_ALERT# when IOUT exceeds the OC warning limit
8	PH1 CPL EN	Enable couple inductor mode in 1-phase operation. This bit is for Rail 1 only. When enabled, at 1-phase mode, PWM4 also pulls low when PWM1 is high, so the low-side MOSFET of Phase 4 is on to conduct the Phase 4 coupled current.
		1'b0: disable couple inductor mode for 1-phase operation 1'b1: enable couple inductor mode for 1-phase operation
		Enables Rail 1 couple inductor mode.
7	CPL_MODE_EN	1'b0: disable couple inductor mode 1'b1: enable couple inductor mode
		Enables low-power mode.
6	LOW_PWR_MODE_EN	1'b0: regular-power mode. In regular-power mode, the EEPROM and PMBus are live. EN is used to enable the output power. 1'b1: enable low-power mode. In low-power mode, the EEPROM is off and the device consumes around 120μA of current to minimize the power dissipation when both EN1/2 are low.



		Selects the EN power-off mode and soft-off slew rate.
5:4	EN_OFF_MODE_SEL	2'b00: Hi-Z off 2'b01: soft-off with SVID mode slow DVID slew rate 2'b10: soft-off with SVID mode fast DVID slew rate 2'b11: soft-off with PMBus mode DVID slew rate
3	ON/OFF_DLY_CLK_SEL	Selects the clock frequency for the Rail 1 turn-on delay and turn-off delay counter. The counter is set with the PMBus command TON_DELAY (60h, Page 0) and TOFF_DELAY (64h, Page 0). Refer to TON_DELAY (60h) and TOFF_DELAY (64h) on page 74 for more information.
		1'b0: 50kHz 1'b1: 20kHz
		$V_{\text{OUT}}$ OVP/UVP thresholds selection bits. The threshold is related with the remote sense amplifier gain set by register VOUT_SENSE_SETSCALE_SET (29h) bit[11].
		With remote sense amplifier unit gain:
2:0	OV/UV_VTH_SEL	3'b100: OVP threshold = VREF + 300mV, UVP threshold = VREF - 300mV 3'b010: OVP threshold = VREF + 220mV, UVP threshold = VREF - 220mV 3'b001: OVP threshold = VREF + 140mV, UVP threshold = VREF - 140mV
		With remote sense amplifier half gain:
		3'b100: OVP threshold = VREF + 600mV, UVP threshold = VREF - 600mV 3'b010: OVP threshold = VREF + 440mV, UVP threshold = VREF - 440mV 3'b001: OVP threshold = VREF + 280mV, UVP threshold = VREF - 280mV Others: invalid

# MFR\_APS\_FS\_CTRL (45h) (Page 0)

The MFR\_APS\_FS\_CTRL command on Page 0 sets the threshold of the time interval between the consecutive phases' PWM rising edges to exit phase shedding. This register is also used to enable the exit-phase-shedding strategy by detecting the PWM frequency.

Command		MFR_APS_FS_CTRL														
Format		Unsigned binary														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
11	FS_EXIT_APS_EN_1P	Enables the exit-phase-shedding according to the PWM1 off time. The time threshold is set by register MFR_FS_LIMIT_12P (46h) bit[7:0]. The PWM minimum off time is excluded (see Figure 30a).
		1'b0: disable the PWM1 off time detection to exit APS 1'b1: enable the PWM1 off time detection to exit APS
10	FS_EXIT_APS_EN_NP	Enable exit-phase-shedding according to multi-phase PWM interval time between consecutive phases. The time threshold is set by register 46h, 47h, 48h, and 49h. The PWM blanking time is excluded (see Figure 30b).
		1'b0: disable the multi-phase PWM interval time detection to exit APS 1'b1: enable the multi-phase PWM interval time detection to exit APS
9:7	FS_EXIT_APS_CNT_1P	Sets the continuous count of the PWM1 off-time condition to exit phase shedding. Once the PWM off time condition meets the counting threshold, the controller exits APS immediately.



6:3	RETURN_APS_DELAY	Sets the minimum full-phase running time after exiting APS. 20µs/LSB.
2:0	FS_EXIT_APS_CNT_NP	Sets the continuous count of the multi-phase PWM interval time to exit phase shedding. Once the PWM interval condition meets the counting threshold, the controller exits APS immediately.




Figure 30b: FS\_LIMIT\_NP Condition at N-Phase Operation (N = 4)

## MFR\_FS\_LIMIT\_12P (46h) (Page 0)

This MFR\_FS\_LIMIT\_12P command on Page 0 sets the threshold of the PWM interval time at 1-phase and 2-phase operation to detect fast load insertion and exit the phase-shedding state. This command is for Rail 1 only.

Command							MFI	R_FS_I	_IMIT_	12P						
Format							L	Insigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	FS_LIMIT_2P FS_LIMIT_1P															
Bits	Bit Name Description															
15:8	FS_L	IMIT_2	Р		interv MP29	al betw 965 (co	veen tw	o phas	es is l	ess that count.	an FS_	LIMIT_	hase o 2P, the shows	count	er insid	le the
7:0	FS_L	IMIT_1	Р		after of the N	excludi 1P2965	ng the I	MIN_OI t) will	F_TIM	1E is les	ss than	FS_LII	ding. If MIT_1F a show	, the co	ounter i	inside

# MFR\_FS\_LIMIT\_34P (47h) (Page 0)

This MFR\_FS\_LIMIT\_34P command on Page 0 sets the threshold of the PWM interval time at 3-phase and 4-phase operation to detect fast load insertion and exit the phase-shedding state. This command is for Rail 1 only.



Command		MFR_FS_LIMIT_34P														
Format							L	Insigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w														r/w	
Function	FS_LIMIT_4P FS_LIMIT_3P															
Bits	Bit Name Description															
15:8	FS_L	IMIT_4	Р			•	se-shed ne defir	_					•	•	ation. F	igure
7:0	FS_LIMIT_3P  Set exit-phase-shedding PWM interval time at Rail 1 3-phase operation. Figure 30b shows the definition of FS_LIMIT_NP when N = 4. 5ns/LSB.													igure		

### MFR \_FS\_LIMIT\_56P (48h) (Page 0)

This MFR\_FS\_LIMIT\_56P command on Page 0 sets the threshold of the PWM interval time to detect fast load insertion and exit the phase-shedding state.

Command		MFR_FS_LIMIT_56P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		FS_LIMIT_6P FS_LIMIT_5P														

Bits	Bit Name	Description
15:8	FS_LIMIT_6P	Sets the exit-phase-shedding PWM interval time at Rail 1 6-phase operation and Rail 2 2-phase operation. Figure 30b shows the definition of FS_LIMIT_NP when N = 4. 5ns/LSB.
7:0	FS_LIMIT_5P	Sets the exit-phase-shedding PWM interval time at Rail 1 5-phase operation and Rail 2 3-phase operation. Figure 30b shows the definition of FS_LIMIT_NP when N = 4. 5ns/LSB.

# MFR \_FS\_LIMIT\_7P (49h) (Page 0)

This MFR\_FS\_LIMIT\_7P command on Page 0 sets the threshold of the PWM interval time to detect fast load insertion and exit the phase-shedding state. This command is active for Rail 1 7-phase operation and Rail 2 1-phase operation.

Command				MFR_FS_	LIMIT_7P								
Format				Unsigne	ed binary								
Bit	7	6	5	4	3	2	1	0					
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w					
Function				FS_LII	MIT_7P								
Bits	Bit Name	Bit Name Description											
			operation. Fi	For Rail 1 7-phase operation, set the PWM interval time to maintain 7-phase operation. Figure 30b shows the definition of FS_LIMIT_NP when N = 4, in this case. 5ns/LSB.									
7:0	FS_LIMIT_7F	)	shedding. If FS_LIMIT_7	the PWM1 o	off time after inside the M	ne PWM1 off-ti excluding MII P2965 (count) P in this case.	N_OFF_TIME will add one o	is less than					

## IOUT\_OC\_WARN\_LIMIT (4Ah) (Page 0)

The IOUT\_OC\_WARN\_LIMIT command on Page 0 sets the Rail 1 I<sub>OUT</sub> over-current warning threshold.



Command		IOUT_OC_WARN_LIMIT														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	х															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the I <sub>OUT</sub> OC warning threshold in direct format. 1A/LSB.
8:0	IOUT_OC_WARN_LIMIT	If the sensed output current is greater than IOUT_OC_WARN_LIMIT, bit[14] of register STATUS_WORD (79h) and bit[5] of register STATUS_IOUT (7Bh) are set. PWR_IN_ALT# is asserted if MFR_VR_CONFIG3 (44h) bit[9] = 1.

# MFR\_IMON\_DGTL\_GAIN (4Dh) (Page 0)

The MFR\_IMON\_DGTL\_GAIN command on Page 0 sets the digital calculating gain for Rail 1  $I_{\text{OUT}}$  reporting.

Command							MFR_	IMON_	DGTL	GAIN						
Format							L	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	x IMON_DGTL_GAIN										
Bits	Bit Na	ame			Description											
15:11	RESE	RVED		Unused. X indicates that writes are ignored and reads are always 0.												
10:0	IMON													e. The		
					(A/A), $R_{IMON}$ is the IMON resistor (in $\Omega$ ), and IMON_DGTL_GAIN is the decimal value.											

# MFR\_IDROOP\_CTRL (4Eh) (Page 0)

The MFR\_IDROOP\_CTRL command on Page 0 is used to program the DC load line and AC droop current.

Command		MFR_IDROOP_CTRL														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.

© 2019 MPS. All Rights Reserved.



5:4	IDROOP_TRIM_SEL	The MP2965 provides 16 types of gain selection from Ics_sum to Idroop, which is controlled by IDROOP_SET (i.e.: MFR_IDROOP_CTRL (4Eh) bit[3:0]). The device also provides four ATE trimming results to trim the gain and offset of Idroop/Ics_sum to get a precise load-line value. Each of the four types of gain the share the same ATE trimming registers.
		2'b00: select ATE trim 1 for IDROOP gain from 0, 5/64 ~ 7/64 2'b01: select ATE trim 2 for IDROOP gain from 8/64 ~ 11/64 2'b10: select ATE trim 3 for IDROOP gain from 12/64 ~ 15/64 2'b11: select ATE trim 4 for IDROOP gain from 16/64 ~ 19/64
3:0	IDROOP_GAIN	Sets the gain of $I_{DROOP}/I_{CS\_SUM}$ . The equation below shows the value of IDROOP_GAIN and the $I_{DROOP}$ current. $I_{DROOP} = \begin{cases} 0 & IDROOP\_GAIN = 0 \\ \frac{IDROOP\_GAIN + 4}{64} \times I_{CS\_SUM} & IDROOP\_GAIN \neq 0 \end{cases}$
		Where Ics_sum is the current sinking into the CS_SUM pin (in A).

# OT\_WARN\_LIMIT (51h) (Page 0)

The OT\_WARN\_LIMIT command sets the over-temperature warning threshold.

Command		OT_WARN_LIMIT													
Format		Unsigned binary													
Bit	7	6	5	4	3	2	1	0							
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w							
Function		OT_WARN_LIMIT													

Bits	Bit Name	Description
7:0	OT_WARN_LIMIT	Sets the over-temperature warning threshold. If the sensed temperature via VTEMP is higher than this threshold, bit[6] of STATUS_TEMPERATURE (7Dh) is set. 1°C/LSB.

# VIN\_OV\_FAULT\_LIMIT (55h) (Page 0)

The VIN\_OV\_FAULT\_LIMIT command sets the VIN over-voltage protection threshold. This register is in linear format. If the sensed input voltage is higher than the VIN\_OV fault limit, the VR shuts down immediately and asserts the PG signal. Always set the VIN\_OV fault limit higher than the VIN\_OV warning limit.

Command							VIN_	OV_FA	ULT_L	IMIT						
Format							Linea	, two's	comple	ement						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		EX	PONE	NT		Х	Х	Х				MAN	TISSA			
Bits	Bit Na	ame			Desc	ription										
15:11	EXPC	DNENT			is fixe Binar Decir	ed to: y: 1110 nal: -3	·		e linea	r forma	t in two	o's com	ıplemer	nt forma	at. The	value
10:8	RESE	RVED			Unus	ed. X ir	ndicates	that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
7:0	MAN	ΓISSA			This is the mantissa for the linear format in two's complement format. The VIN_OV fault limit can be calculated with the equation below:  VIN_OV_FAULT_LIMIT(V) = MANTISSA × 0.125(V)											. The



## VIN\_UV\_WARN\_LIMIT (58h) (Page 0)

The VIN\_UV\_WARN\_LIMIT command sets the VIN under-voltage warning threshold.

Command		VIN_UV_WARN_LIMIT														
Format		Linear, two's complement														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									0					
Access	r	r r r r r r/w r/w r/w r/w r/w r/w r/w r/									r/w					
Function		E	xponer	nt		Х	Х	Х	MANTISSA							

Bits	Bit Name	Description
		This is the exponent for the linear format in two's complement format. The value is fixed to:
15:11	Exponent	Binary: 11101 Decimal: -3 Real-world value: 0.125V
10:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	Mantissa	This is the mantissa for the linear format in two's complement format. The VIN_UV warning limit can be calculated with the equation below: $VIN_UV_WAUN_LIMIT(V) = MANTISSA \times 0.125(V)$

## MFR\_PGOOD\_SET (5Dh) (Page 0)

The MFR\_PGOOD\_SET command on Page 0 instructs the device when to assert VRRDY1 by setting the VRRDY1 action mode and VRRDY1 signal assertion delay time. The VRRDY assertion delay time is only effective in VRRDY non-Intel mode.

Command		MFR_PGOOD_SET																
Format	Unsigned binary																	
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
Function	х	Х	х	Х	х	х	Х		PGOOD_DELAY									

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the VRRDY action mode.
8	PGOOD_MODE	1'b0: Intel mode. VRRDY asserts once VID reaches VBOOT. 1'b1: non-Intel mode. VRRDY asserts when the condition set by the PMBus command POWER_GOOD_ON (5Eh) is met and the VRRDY delay time ends.
7:0	PGOOD_DELAY	Sets the VRRDY assertion delay time. This bit is only effective when VRRDY mode is set to non-Intel mode. 1µs/LSB.

# POWER\_GOOD\_ON (5Eh) (Page 0)

This POWER\_GOOD\_ON command on Page 0 sets the output voltage threshold at which the VRRDY1 signal asserts. This command is only effective in VRRDY non-Intel mode.

Command		POWER_GOOD_ON																
Format	Direct																	
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
Function	Х	Х	Х	Х	Х	Х	Х	POWER_GOOD_ON										



Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	POWER_GOOD_ON	Sets the VID threshold at which the VRRDY signal asserts. This bit is in a direct format with VID resolution. This bit is only effective when MFR_PGOOD_SET (5Dh) bit[8] = 1. 1-VID step/LSB.

#### POWER\_GOOD\_OFF (5Fh) (Page 0)

The POWER\_GOOD\_OFF command on Page 0 sets the output voltage threshold at which the VRRDY1 signal de-asserts. This command is only effective in VRRDY non-Intel mode.

Command							POV	VER_G	OOD_0	OFF						
Format		Direct														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w															
Function	Х															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	POWER_GOOD_OFF	Sets the $V_{\text{OUT}}$ threshold at which the VRRDY signal de-asserts. This bit is in a direct format with VID resolution. This bit is only effective when MFR_PGOOD_SET (5Dh) bit[8] = 1. 1-VID step/LSB.

### TON\_DELAY (60h) (Page 0)

This TON\_DELAY commands on Page 0 sets the delay time from when system initialization ends to when VREF1 starts to boot up.

Command		TON_DELAY												
Format		Direct												
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r												
Function		TON_DELAY												

Bits	Bit Name	Description
15:0	TON_DELAY	Sets the delay time from when the system initialization ends to when VREF boots up. The resolution is determined by the PMBus command MFR_VR_CONFIG3 (44h) bit[3] (ON/OFF_DLY_CLK_SEL).
		20μs/LSB (ON/OFF_DLY_CLK_SEL = 0) 50μs/LSB (ON/OFF_DLY_CLK_SEL = 1)

#### TOFF\_DELAY (64h) (Page 0)

This TOFF\_DELAY command on Page 0 sets the delay time from when EN goes low to when VREF starts to soft-shutdown on Rail 1. This command is only effective at EN soft off.

Command		TOFF_DELAY												
Format		Direct												
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/												
Function		TOFF_DELAY												



Bits	Bit Name	Description
15:0	TOFF_DELAY	Sets the delay time from when EN goes low to when VREF enters soft-shutdown. The resolution is determined by the PMBus command MFR_VR_CONFIG3 (44h) bit[3] (ON/OFF_DLY_CLK_SEL).
		20μs/LSB (ON/OFF_DLY_CLK_SEL = 0) 50μs/LSB (ON/OFF_DLY_CLK_SEL = 1)

### POUT\_OP\_WARN\_LIMIT (6Ah) (Page 0)

This POUT\_OP\_WARN\_LIMIT command on Page 0 sets the Rail 1 Pout warning limit.

Command							POUT	_OP_V	VARN_	LIMIT					
Format							L	Insigne	d binar	y					
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r/w														
Function	Х														

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	POUT_OP_WARN_ LIMIT	Sets the output over-power warning threshold. If the sensed output power is higher than this threshold, bit[0] of STATUS_IOUT (7Bh) is set. 1W/LSB.

#### **READ\_CS12 (74h)** (Page 0)

The READ\_CS12 command on Page 0 returns the ADC-sensed average voltage on CS1 and CS2 in a direct format when they are assigned to Rail 1. An internal low-pass filer is used before the ADC.

Command								READ	_CS12	READ_CS12												
Format		Unsigned binary																				
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0																				
Access	r	r																				
Function	READ_CS2 READ_CS1																					

	Bits	Bit Name	Description
ſ	15:8	READ_CS2	Returns the ADC sensed voltage on CS2 in direct format. 12.5mV/LSB.
	7:0	READ_CS1	Returns the ADC sensed voltage on CS1 in direct format. 12.5mV/LSB.

#### **READ\_CS34 (75h)** (Page 0)

The READ\_CS34 command on Page 0 returns the ADC-sensed voltage on CS3 and CS4 in a direct format when they are assigned to Rail 1.

Command								READ	_CS34							
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r															
Function		READ_CS4 READ_CS3														

Bits	Bit Name	Description
15:8	READ_CS4	Returns the ADC-sensed voltage on CS4 in direct format. 12.5mV/LSB.
7:0	READ_CS3	Returns the ADC-sensed voltage on CS3 in direct format. 12.5mV/LSB.



#### **READ\_CS56 (76h)** (Page 0)

The READ\_CS56 command on Page 0 returns the ADC-sensed voltage on CS5 and CS6 in a direct format when it is assigned to Rail 1.

Command		READ_CS56								
Format		Unsigned binary								
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Access	r									
Function		READ_CS6 READ_CS5								

Bits	Bit Name	Description
15:8	READ_CS6	Returns the ADC-sensed voltage on CS6 in direct format. 12.5mV/LSB.
7:0	READ_CS5	Returns the ADC-sensed voltage on CS5 in direct format. 12.5mV/LSB.

# **READ\_CS7 (77h)** (Page 0)

The READ\_CS7 command on Page 0 returns the ADC-sensed voltage on CS7 in a direct format when Phase 7 is assigned to Rail 1.

This register is the phase-current ADC value of Phase 7 of Rail 1. An internal low-pass filter is used before ADC.

Command		READ_CS7								
Format		Unsigned binary								
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Access	r									
Function		x READ_CS7								

Ī	Bits	Bit Name	Description
Ī	15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
Ī	7:0	READ_CS7	Returns the ADC-sensed voltage on CS7 in direct format. 12.5mV/LSB.

#### STATUS\_BYTE (78h) (Page 0)

The STATUS\_BYTE command returns one byte of information with a summary of the most critical statuses and faults.

Command		STATUS_BYTE										
Format		Unsigned binary										
Bit	7	7 6 5 4 3 2 1 0										
Access	r	r r r r r r										
Function		х										

Bits	Bit Name	Behavior	Description
7	EEPROM_BUSY	Live	Reports the live status of the EEPROM.  1'b0: EEPROM is idle 1'b1: EEPROM is busy



6	OFF	Live	Rail 1 output is off. This bit is in live mode and is asserted if the unit is not providing power to the output. The power-off may be caused by protections, EN low, or VID = 0.
		Livo	1'b0: VOUT1 is off 1'b1: VOUT1 is on
5	VOUT OV FAULT	Latch	Rail 1 output voltage (OV) fault indicator. This bit is set and latched if Rail 1 OVP occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
4	IOUT OC FAULT	Latch	Rail 1 output current (OC) fault indicator. This bit is set and latched if Rail 1 OCP occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no output OC fault 1'b1: output OC fault has occurred
3	VIN_UV_FAULT	Latch	V <sub>IN</sub> under-voltage (UV) fault indicator. This bit is set and latched if an input voltage UV fault occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no V <sub>IN</sub> UV fault 1'b1: V <sub>IN</sub> UV fault has occurred
2	TEMPERATURE	Latch	Over-temperature fault and warning indicator. This bit is set and latched once OTP or a warning occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no OT fault or warning 1'b1: OT fault or warning has occurred
1	CML	Latch	PMBus communication fault indicator. Once a communication, memory, or logic fault occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no CML fault 1'b1: a CML fault has occurred
0	RESERVED	1	Unused. X indicates that writes are ignored and reads are always 0.

### STATUS\_WORD (79h) (Page 0)

The STATUS\_WORD (79h) command on Page 0 returns two bytes of information with a summary of the device fault/warning condition. The higher byte provides more detailed information of the fault conditions. The lower byte is same as in the STATUS\_BYTE register.

Command							S	TATUS	_WOR	D						
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function						Х	Х				STA	TUS_E	BYTE (	78h)		
Bits	Bit Na	ame			Beh	Behavior Description										
15	VOU	VOUT			La	tch	voltage and labit.	1 VOU ge or ur atched. no Vou Vout fa	nder-vo The C ⊤fault/v	Itage p LEAR_ warning	rotectio _FAULT	n or wa rs (03h	arning o	occurs,	this bit	is set



14	IOUT/POUT	Latch	Rail 1 IouT/PouT fault and warning indicator. Once the output current fault and warning or output power warning occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no I <sub>OUT</sub> /P <sub>OUT</sub> fault and warning 1'b1: I <sub>OUT</sub> /P <sub>OUT</sub> fault or warning has occurred
13	INPUT	Latch	Input voltage, current, and power fault/warning indicator. Once any protection or warning of the input voltage, input current, or input power occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no input fault and warning 1'b1: input fault or warning has occurred
12	VCCIO FAULT	Latch	VCCIO under-voltage indicator. Once the VCCIO voltage falls below 0.65V, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no VCCIO under voltage 1'b1: VCCIO has been lower than 0.65V
			Rail 1 VRRDY status indicator. At VRRDY Intel mode, once $V_{\text{OUT}}$ reaches the boot-up voltage level, this bit is set. This bit is reset when $V_{\text{OUT}}$ is disabled or in a fault state.
11	PGOOD	Live	At VRRDY non-Intel mode, when $V_{\text{OUT}}$ rises higher than the POWER_GOOD_ON level and the PGOOD delay time expires, this bit is asserted. It is de-asserted when $V_{\text{OUT}}$ drops to the POWER_GOOD_OFF level or a fault occurs.
10:9	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.
8	WATCH_DOG_OVF	Latch	The watchdog of the monitor block timer overflow indicator. The monitor value calculation has a watchdog timer. If the timer overflows, the monitor value calculation state machine and the timer are reset. Meanwhile, this bit is set. The CLEAR_FAULTS command can reset this bit.
			1'b0: watchdog timer does not overflow 1'b1: watchdog timer has overflowed
7:0	STATUS_BYTE (78h)	1	Same value as register STATUS_BYTE (78h).

# STATUS\_VOUT (7Ah) (Page 0)

The STATUS\_VOUT command on Page 0 returns one byte of information with the detailed  $V_{\text{OUT}}$  fault and warning status on Rail 1.

Command		STATUS_VOUT									
Format		Unsigned binary									
Bit	7	7 6 5 4 3 2 1 0									
Access	r	r r r r r r									
Function		X X									

Bits	Bit Name	Behavior	Description
7	VOUT_OV_FAULT	Latch	Rail 1 V <sub>OUT</sub> OV fault indicator. Once the output over-voltage protection occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.  1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
6, 2	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.



5	VOUT_UV_WARNING	Latch	Rail 1 V <sub>OUT</sub> UV warning indicator. Once the output under-voltage warning occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.				
			1'b0: no V <sub>OUT</sub> UV warning 1'b1: V <sub>OUT</sub> UV warning has occurred				
4	VOUT_UV_FAULT	Latch	Rail 1 $V_{\text{OUT}}$ UV fault indicator. Once the output under-voltage fault occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.				
			1'b0: no V <sub>OUT</sub> UV fault 1'b1: V <sub>OUT</sub> UV fault has occurred				
3	VOUT_MAX_MIN_ WARNING	Latch	Indicator that the Rail 1 V <sub>OUT</sub> has reached VOUT_MAX and VOUT_MIN. Once the VID value exceeds the value set in VOUT_MAX (24h) and VOUT_MIN (2Bh), this bit is set and latched. The CLEAR_FAULTS command can reset this bit.				
			1'b0: VID is within VOUT_MAX and VOUT_MIN 1'b1: VID is higher than VOUT_MAX or lower than VOUT_MIN				
1	LINE_FLOAT	Latch	Rail 1 line float protection indicator. Once the line float fault is detected, the device shuts down the associated rail and sets the LINE_FLOAT bit. This bit is in latched mode. Send CLEAR_FAULTS (03h) to reset this bit.				
			1'b0: no line float fault 1'b1: line float fault has occurred				
0	VDIFF_SC_FAULT		Rail 1 VDIFF short to GND fault indicator. Once the MP2965 detects that VDIFF is shorted to GND, VDIFF_SC_FAULT is set and latched. The output is shut down immediately. Send CLEAR_FAULTS (03h) to reset this bit.				
			1'b0: no VDIFF short to GND fault 1'b1: VDIFF has been shorted to GND				

# STATUS\_IOUT (7Bh) (Page 0)

The STATUS\_IOUT command on Page 0 returns one byte of information with the detailed  $I_{\text{OUT}}$  fault and warning status on Rail 1.

Command	STATUS_IOUT												
Format		Unsigned binary											
Bit	7	6	5	4	3	2	1	0					
Access	r	r	r	r	r	r	r	r					
Function				Х	Х	х	х						

Bits	Bit Name	Behavior	Description		
7	IOUT_OC_FAULT	Latch	Rail 1 output OC fault indicator. Once output OCP occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.		
			1'b0: no output over-current fault 1'b1: output over-current fault has occurred		
6	OC_UV_FAULT	Latch	Rail 1 output OC and UV dual faults indicator. Once the outp over-current occurs and the under-voltage comparator is s simultaneously, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.		
			1'b0: no output over-current or under-voltage faults 1'b1: output over-current has occurred and the under-voltage comparator is set		



5	IOUT_OC_WARNING	Latch	Rail 1 output OC warning indicator. Once the output over-current warning occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.  1'b0: no output over-current warning 1'b1: output over-current warning has occurred				
4:1	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.				
0	POUT_OP_WARNING	Latch	Rail 1 output over-power warning indicator. Once an output over-power warning occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset it.  1'b0: no output over-power warning 1'b1: output over-power warning has occurred				

### STATUS\_ INPUT (7Ch) (Page 0)

The STATUS\_INPUT command returns one byte of information with detailed input fault and warning conditions.

Command	STATUS_INPUT												
Format		Unsigned binary											
Bit	7	6	5	4	3	2	1	0					
Access	r	r	r	r	r	r	r	r					
Function		Х				Х	х						

Bits	Bit Name	Behavior	Description				
_			Input voltage OV fault indicator. Once the sensed input voltage is higher than the VIN OV fault limit, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.				
7	VIN_OV_FAULT	Latch	1'b0: no VIN OV fault				
			1'b1: VIN OV fault has occurred				
6, 2:1	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.				
5	VIN_UV_WARNING	Latch	Input voltage UV fault indicator. Once the sensed input voltage is lower than the VIN UV warning limit, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.  1'b0: no VIN UV warning  1'b1: VIN UV warning has occurred				
4	VIN_UVLO_LATCH	Latch	Input voltage UVLO fault indicator. Once the sensed input voltage is lower than the VIN_OFF (36h) threshold, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset it.  1'b0: no VIN UVLO fault  1'b1: VIN UVLO fault has occurred				



3	VIN_UVLO_LIVE	Live	Input voltage UVLO live indicator. Once the sensed input voltage is lower than VIN_OFF, this bit is set. Once the sensed input voltage is higher than VIN_ON, this bit is reset.  1'b0: input voltage is lower than VIN_OFF (35h)  1'b1: input voltage is higher than VIN_ON (36h)
0	PIN_WARN	Latch	Input power over-power warning indicator. Once the sensed input power is higher than POUT_OP_WARN_LIMIT (6Ah), this bit is set and latched until a CLEAR_FAULTS (03h) command resets it.

### STATUS\_TEMPERATURE (7Dh) (Page 0)

The STATUS\_TEMPERATURE command on Page 0 returns one byte of information with temperature-related fault and warning conditions.

Command		STATUS TEMPERATURE											
Format		Unsigned binary											
Bit	7	6 5 4 3 2 1						0					
Access	r	r	r	r	r	r	r	r					
Function			Х	Х	Х	Х	Х	Х					

Bits	Bit Name	Behavior	Description
7	TEMP_OT_FAULT	Latch	Over-temperature fault indicator. Once the sensed temperature via VTEMP pin is higher than the OT fault limit set by MFR_OTP_SET (Edh), this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no over-temperature fault 1'b1: over-temperature fault has occurred
6	TEMP_OT_WARNING	Latch	Over-temperature warning indicator. Once the sensed temperature via VTEMP pin is higher than the OT warning limit set by OT_WARN_LIMIT (51h), this is set and latched. The CLEAR_FAULTS command can reset this bit.  1'b0: no over-temperature warning 1'b1: over-temperature warning has occurred
5:0	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.

### STATUS\_ CML (7Eh) (Page 0)

The STATUS\_CML command returns one byte of information with PMBus communication-related faults.

Command		STATUS_ CML											
Format				Unsigne	d binary								
Bit	7	6	5	4	3	2	1	0					
Access	r	r r		r	r	r	r	r					
Function					Х								
Bits	Bit Name		Behavior	Description									



Invalid PMBus command indicator. This bit is set and latched when the MP2965 receives an unsupported command code. Send the CLEAR_FAULTS (03h) command to reset this bit.  1'b0: no invalid PMBus command 1'b1: invalid PMBus command has been received  Invalid PMBus data indicator. This bit is set and latched when the MP2965 receives unsupported data. Send the CLEAR_FAULTS (03h) command to reset it.  1'b0: no invalid PMBus data Send the CLEAR_FAULTS (03h) command to reset it.  1'b0: no invalid PMBus data has been received  PMBus PEC fault indicator. The PMBus interface supports the use of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear the fault.  1'b0: no PEC fault 1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM. In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does when the restore process is done. If the CRC result does when the restore process is done. If the CRC result does when the restore process is done. If the CRC result does when the restore process is done. If the CRC result does not what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault has been detected								
1'b1: invalid PMBus command has been received  Invalid PMBus data indicator. This bit is set and latched when the MP2965 receives unsupported data. Send the CLEAR_FAULTS (03h) command to reset it.  Invalid PMBus data indicator. This bit is set and latched when the MP2965 receives unsupported data. Send the CLEAR_FAULTS (03h) command to reset it.  PMBus PEC fault indicator. The PMBus interface supports the use of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear the fault.  1'b0: no PEC fault 1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. This MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected	7	INVALID_CMD	Latch	the MP2965 receives an unsupported command code. Send the				
MP2965 receives unsupported data. Send the CLEAR_FAULTS (03h) command to reset it.  1'b0: no invalid PMBus data 1'b1: invalid PMBus data has been received  PMBus PEC fault indicator. The PMBus interface supports the use of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction if the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear the fault.  1'b0: no PEC fault 1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected								
1'b1: invalid PMBus data has been received  PMBus PEC fault indicator. The PMBus interface supports the use of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear the fault.  1'b0: no PEC fault 1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected	6	INVALID_DATA	Latch	MP2965 receives unsupported data. Send the CLEAR_FAULTS				
of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear the fault.  1'b0: no PEC fault 1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 re-calculates the CRC code with each bit. The MP2965 re-calculates the CRC send during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault has been detected								
1'b1: a PEC fault has been detected  CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected	5	PEC_ERROR	Latch	of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) command to clear				
data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.  In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected								
4 CRC_FAULT  Latch  Latch  Latch  Latch  Latch  Latch  Latch  Latch  Latch  Memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.  1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected			Latch	data into the EEPROM, the MP2965 calculates a CRC code for				
1'b1: an EEPROM CRC fault has been detected	4	CRC_FAULT		memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does not match what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h)				
3 RESERVED Unused. X indicates that writes are ignored and reads are always 0.	3	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.				
This bit is set when the EEPROM operation is blocked for the process of the controller recording faults to the EEPROM. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.	2	CML_FLT_TRG	Latch	process of the controller recording faults to the EEPROM. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to				
1'b0: no EEPROM operation is blocked for fault recording 1'b1: EEPROM operation has been blocked for fault recording								
This bit can be set when any of the faults below occur during PMBus communication:								
1 CML_OTHER_FAULTS Latch  Latch  1) Sending too few bits 2) Reading too few bits 3) Host sends or reads too few bytes 4) Reading too many bytes	1	CML_OTHER_FAULTS	Latch	<ul><li>2) Reading too few bits</li><li>3) Host sends or reads too few bytes</li></ul>				
This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.								
While restoring data from the EEPROM to the memory, this bit first checks the signature register in address 00h of the EEPROM. If the signature is not 0x1234, the restore process is ceased immediately and sets EEPROM_SIG_FAULT.	0	EEPROM_SIG_FAULT	Latch	checks the signature register in address 00h of the EEPROM. If the signature is not 0x1234, the restore process is ceased immediately and sets EEPROM_SIG_FAULT.				
This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.								



#### READ\_VIN (88h) (Page 0)

The READ\_VIN command returns two bytes of information with the sensed input voltage with a direct format.

Command		READ_VIN														
Format		Direct														
Bit	15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0									
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	1	0	1	0	0	0	READ_VIN									

Ī	Bits	Bit Name	Description
Ī	15:10	FIXED	Fixed to 101000.
ĺ	9:0	READ_VIN	Returns the sensed input voltage with direct format. 31.25mV/LSB.

# READ\_IIN (89h) (Page 0)

The READ IIN command returns the sensed input current in a direct format.

Command								REAL	D_IIN							
Format								Dir	ect							
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	1	1	1	0	0	Х	READ_IIN									

Bits	Bit Name	Description
15:11	EXPONENT	Fixed to 11100.
10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	READ_IIN	Returns the sensed input current in direct format. 62.5mA/LSB.

## READ\_VOUT (8Bh) (Page 0)

The READ\_VOUT command on Page 0 returns two bytes of information with the  $V_{OUT}$  of Rail 1 in a direct format.

Command								READ	VOUT							
Format								VID or	Direct							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	х	Х	Х	Х		READ_VOUT										
Bits	Bit Na	ame			Desc	Description										
15:12	RESE	ERVED			Unus	ed. X ir	ndicate	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
11:0	REAL	RESERVED Unused. X indicates that writes are ignored and reads are always 0.  Returns the sensed voltage of VOSEN - VORTN. The voltage report is in VID format with VID resolution or direct format with 1mV resolution. The resolution is determined by the PMBus command MFR_LOOP_PI_SET (E2h, Page 0) bit[10] (VOUT_PMBUS_LSB).														
1 VID step/LSB when VOUT_PMBUS_LSB = 0 1mV/LSB when VOUT_PMBUS_LSB = 1																

### READ\_IOUT (8Ch) (Page 0)

The READ\_IOUT command on Page 0 returns the sensed output current of Rail 1 in a direct format.

Command		READ_IOUT														
Format								Dir	ect							
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r	r														
Function	1	1	1	1	0	READ_IOUT										

Bits	Bit Name	Description
15:11	FIXED	Read-only registers. Fixed to 5'b11110.
10:0	READ_IOUT	Returns the sensed output current. 0.25A/LSB.

### READ\_TEMPERATURE (8Dh) (Page 0)

The READ\_TEMPERATURE command on Page 0 returns the sensed temperature on VTEMP.

Command		READ_TEMPERATURE											
Format		Direct											
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
Access	r												
Function	x x x x x x x x x READ_TEMPERATURE												

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	READ_TEMPERATURE	Returns the sensed temperature on VTEMP in direct format. 1°C/LSB.

### READ\_POUT (96h) (Page 0)

The READ\_POUT command on Page 0 returns the sensed output power of Rail 1 in a direct format.

Command		READ_POUT														
Format								Dir	ect							
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r															
Function	Х	X X X X X X X READ_POUT														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	READ_POUT	Returns the sensed output power in direct format. 1W/LSB.

### READ\_PIN (97h) (Page 0)

The READ\_PIN command on Page 0 returns the sensed input power in a direct format.

Command								READ	PIN						
Format							Ĺ	Jnsigne	d binar	у					
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r														
Function	Х														

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.





		Returns the sensed input power in direct format. The resolution is determined by the PMBus command MFR_PIN_SET (BEh, Page 1), bit[9:8] (PIN_GAIN).
9:0	READ_PIN	0.25W/LSB when PIN_GAIN = 2'b1x 0.5W/LSB when PIN_GAIN = 2'b01 1W/LSB when PIN_GAIN = 2'b00

### MFR\_CS\_OFFSET1 (A5h) (Page 0)

The MFR\_CS\_OFFSET1 command sets the CS ADC sensing value offset for thermal balance adjusting.

Command							MF	R_CS_	OFFSE	ET1						
Format	Direct															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	CS4_OFFSET					CS3_OFFSET					CS2_OFFSET				

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the offset on the ADC-sensed value of the CS4 voltage. This bit is in two's complement format. Bit[14] is the signed bit. The real-world current affected by the CS4_OFFSET can be calculated with the following equation:
14:10	CS4_OFFSET	$I_{\text{OFFSET}} = 6.25 \times 10^{-3} \times \frac{\text{CSx\_OFFSET}}{\text{K}_{\text{CS}} \times \text{R}_{\text{CS}}}$
		Where $I_{OFFSET}$ is the real-world offset current, CSx_OFFSET is the real-world decimal value, K <sub>CS</sub> is the current sensing gain (in A/A), and R <sub>CS</sub> is the CS resistor (in $\Omega$ ).
9:5	CS3_OFFSET	Sets the offset on the ADC-sensed value of the CS3 voltage. This bit is in two's complement format. Bit[9] is the signed bit.
4:0	CS2_OFFSET	Sets the offset on the ADC-sensed value of the CS2 voltage. This bit is in two's complement format. Bit[4] is the signed bit.

### MFR\_CS\_OFFSET2 (A6h) (Page 0)

The MFR\_CS\_OFFSET2 command sets the CS ADC sensing value offset for thermal balance adjusting.

Command	MFR CS OFFSET2															
		Direct														
Format																
Bit	15 14 13 12 11 10 9 8 7								6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w r/w r/w r/w				r/w	r/w	r/w	r/w	r/w
Function	х	CS7_OFFSET					CS6 OFFSET					CS5_OFFSET				

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



		Sets the offset on the ADC-sensed value of the CS7 voltage. It is in a two's complement format. Bit[14] is the signed bit. The real-world current affected by CS4_OFFSET can be calculated with the following equation:						
14:10	CS7_OFFSET	$I_{OFFSET} = 6.25 \times 10^{-3} \times \frac{CSx\_OFFSET}{K_{CS} \times R_{CS}}$						
		Where CS_OFFSET is the real-world decimal value, $K_{CS}$ is the current sensing gain (in A/A), and $R_{CS}$ is the CS resistor (in $\Omega$ ).						
9:5	CS6_OFFSET	Sets the offset on the ADC-sensed value of the CS6 voltage. This bit is in two complement format. Bit[9] is the signed bit.						
4:0	CS5_OFFSET	Sets the offset on the ADC-sensed value of the CS5 voltage. This bit is in two's complement format. Bit[4] is the signed bit.						

### IOUT\_RPT\_GAIN\_HC (A7h) (Page 0)

The IOUT\_RPT\_GAIN\_HC command on Page 0 sets the Rail 1 IMON sensing gain for the VR13.HC output current report.

Command		IOUT_PRT_GAIN_HC														
Format Direct																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х										

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the current sense gain for the VR13.HC output current report. The current sense gain can be calculated with the equation below:
9:0	IMON_GAIN_HC	$IMON\_GAIN\_HC = 40 \times I_{CCMAX\_HC} \times K_{CS} \times R_{IMON} / 1000$
		Where $I_{CCMAX}$ is the maximum current of the VR13.HC CPU (in A), $K_{CS}$ is the Intelli-Phase current sense gain (in $\mu$ A/A), and $R_{IMON}$ is the IMON resistor (in $k\Omega$ ).

### IOUT\_RPT\_GAIN\_SVID\_AVS (A8h) (Page 0)

The IOUT\_RPT\_GAIN\_SVID\_AVS command on Page 0 sets the Rail 1 IMON gain for the VR13 CPU  $I_{\text{OUT}}$  report in SVID override mode and the AVSBus  $I_{\text{OUT}}$  reports in AVSBus VID override mode.

Command						I	OUT_R	PT_GA	AIN_SV	ID_AV	3					
Format		Direct														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											0			
Access	r/w										r/w	r/w				
Function	Х	x x AVSBUS_GIMON_RES IMON_GAIN														



Bits	Bit Name	Description
15:14	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Selects the current-sense resolution for the AVSBus interface I <sub>OUT</sub> report. This bit is only effective in AVSbus VID override mode. Note that the resolution selection is for an intermediate variable only, which is used to improve the AVSBus I <sub>OUT</sub> report accuracy. The final AVSBus I <sub>OUT</sub> report is always in 0.1A/LSB.
13:10	AVSBUS_GIMON_RES	4'b0001: 20mA/LSB, AVSBus maximum report current is 41A 4'b0010: 40mA/LSB, AVSBus maximum report current is 82A 4'b0100: 80mA/LSB, AVSBus maximum report current is 164A 4'b1000: 160mA/LSB, AVSBus maximum report current is 328A 4'b0000: 320mA/LSB, AVSBus maximum report current is 656A Others are invalid input.

			Sets the current-sensing gain for the VR13 IOUT report and AVSBus $I_{\text{OUT}}$ report. At VR13 SVID override mode, calculate the IMON sense gain with the following equation:
			$IMON\_GAIN = 40 \times I_{CCMAX} \times K_{CS} \times R_{IMON} / 1000$
			Where I <sub>CCMAX</sub> is the maximum current of the VR13.HC CPU (in A), K <sub>CS</sub> is the Intelli-Phase current sense gain (in $\mu$ A/A), and R <sub>IMON</sub> is the IMON resistor (in k $\Omega$ ).
!	9:0	IMON_GAIN	In AVSBus VID override mode, calculate the IMON sense gain with the following equation:
			$IMON\_GAIN = \begin{cases} \frac{K_{CS} \times R_{IMON}}{16} \times \frac{1023}{1.6} \times \frac{256}{50} \times AVSBUS\_GIMON\_RES & AVSBUS\_GIMON\_RES > 0 \\ \frac{K_{CS} \times R_{IMON}}{16} \times \frac{1023}{16} \times \frac{256}{50} \times 16 & AVSBUS\_GIMON\_RES = 0 \end{cases}$
			$\frac{K_{CS} \times R_{IMON}}{16} \times \frac{1023}{1.6} \times \frac{256}{50} \times 16$ AVSBUS_GIMON_RES = 0
			Where $K_{CS}$ is the Intelli-Phase current sense gain (in A/A), $R_{IMON}$ is the IMON resistor (in $\Omega$ ), and AVSBUS_GIMON_RES is the decimal value set with IOUT_RPT_GAIN_SVID_AVS (A8h) bit[13:10].

### IOUT\_RPT\_OFFSET\_SVID\_AVS (A9h) (Page 0)

The IOUT\_RPT\_OFFSET\_SVID\_AVS command on Page 0 sets the output current report offset for VR13, VR13.HC, and AVSBus VID override mode. This command is for Rail 1 only.

Command IOUT_RPT_OFFSET_SVID_AVS																
Format		Two's complement, direct														
Bit												0				
Access	ess r/w								r/w							
Function	X X X X X X X X OFFSET_CPU															

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



		Sets the output current report offset. The value is a two's complement format. The values listed below show the binary data and real-world values.
7:0	OFFSET_CPU	8'b 0000 0000: 0 8'b 0000 0001: 1 8'b 0111 1111: 127 8'b 1000 0000: -128 8'b 1000 0001: -127 8'b 1111 1111: -1
		The current resolution at VR13 and VR13.HC VID override mode is ICCMAX/255 (A/LSB), where ICCMAX is the current value set with the PMBus command MFR_ICC_MAX (BDh). The current resolution in AVSBus VID override mode follows the setting in IOUT_RPT_GAIN_SVID_AVS (A8h) bit[13:10].

#### MFR\_PWM\_STATE\_ADV (ACh) (Page 0)

The MFR\_PWM\_STATE\_ADV command is used to program the PWM minimum low time for PWM Hi-Z to low to high (HiZ-Low-Hi). This command also sets the MP2965 tri-state output mode and sets the slope voltage clamp mode at DCM.

Command	MFR_PWM_STATE_ADV												
Format	Unsigned binary												
Bit	7	7 6 5 4 3 2 1 0											
Access	r/w	r/w r/w r/w r/w r/w r/w											
Function	PWM TMIN HIZ-LOW-HI												

Bits	Bit Name	Description
	PWM TMIN HIZ-LOW-	Enable the minimal PWM low-time interval from PWM HiZ-Low-Hi.
7	HI_EN	1'b0: no PWM low-time limitation from PWM HiZ-Low-Hi 1'b1: enable PWM low-time limitation from PWM HiZ-Low-Hi
6:3	PWM_TMIN_HIZ-LOW- HI	Sets the minimal PWM low-time interval from PWM HiZ-Low-Hi. 5ns/LSB.
		Sets the PWM tri-state type.
2	PWM_TRI-S_MODE	1'b0: Hi-Z 1'b1: middle voltage of VDD33
4	DCM_SLOPE_VCLAMP	Enables the slope voltage to a fixed VCLAMP at DCM when the slope CNT expires.
I	_EN _	1'b0: disable slope clamping 1'b1: enable slope clamping when slope CNT expires.
	DCM SLOPE LLKG	Enable low leakage switch for slope voltage generation block.
0	SW_EN	1'b0: disable slope low leakage switch 1'b1: enable slope low leakage switch at DCM when slope CNT expires.

### MFR\_DROOP\_CMPN1 (B0h) (Page 0)

The MFR\_DROOP\_CMPN1 command on Page 0 sets the options to compensate for the voltage drop caused by an extra droop current on DVID up and a droop resistor is applied.

Command		MFR_DROOP_CMPN1														
Format		Unsigned binary														
Bit	15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	EN		DROOP_CMPN_LIMIT													



Bits	Bit Name	Description
		Droop compensation enable bit.
15	DROOP_CMPN_EN	1'b0: disable droop compensation 1'b1: enable droop compensation
14:9	CNT_DROOP_CMPN_ DEC	Sets the time interval for each VID step to decrease droop compensation after DVID up ends. 50ns/LSB.
8:6	CNT_DROOP_CMPN_ INC	Sets the time interval for each VID step to add droop compensation when DROOP_CMPN_EN bit[15] = 1. 50ns/LSB.
5:0	DROOP_CMPN_LIMIT	Sets the maximum VID steps for droop compensation in a direct format. 1 VID step/LSB.

### MFR\_DROOP\_CMPN2 (B2h) (Page 0)

The MFR\_DROOP\_CMPN2 command on Page 0 is used to compensate for the voltage offset caused by an extra droop current at DVID when a droop resistor is applied.

Command		MFR_DROOP_CMPN2														
Format		Unsigned binary														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		VID_FLTR_ACT_CTRL														

Bits	Bit Name	Description
		Selects the VID-DAC output filter when DVID is down.
15:14	VID_FLTR_SEL	2'b00: 2.14μs 2'b01: 4.28μs 2'b10: 6.42μs 2'b11: 8.56μs
		Enables the VID-DAC output filter.
13	VID_FLTR_EN	1'b0: disable VID-DAC filter 1'b1: enable VID-DAC filter
12	VID-DAC_CMPN_EN	A comparator is designed between the VID-DAC output and VID-DAC filter output. This bit is used to smooth the transition between DVID down and preemptive with DIVD up.
		1'b0: disable VID-DAC comparator 1'b1: enable VID-DAC comparator
11:6	DLY_RST_DROOP_ CMPN	Sets the delay time after VR_SETTLE to reset the droop compensation when DVID is up. 50ns/LSB.
5:0	VID_FLTR_ACT_CTRL	Sets the VID filter effective threshold in a direct format when droop compensation is resetting. This bit is only effective when bit[13] (VID_FLT_EN) = 1. 1 VID step/LSB.

### MFR\_ICC\_MAX (BDh) (Page 0)

The MFR\_ICC\_MAX command on Page 0 sets the Rail 1 SVID maximum report current (FFh). The data is used for current scaling in the SVID command  $I_{OUT}$  (15h). This command also sets the value returned to the SVID command ICC\_MAX (21h).

Command		MFR_ICC_MAX														
Format		Direct														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w



Function	ICCMAX_HC_ADD	ICCMAX_VR13
----------	---------------	-------------

Bits	Bit Name	Description
15:8	ICCMAX_HC_ADD	Sets the VR13.HC SVID maximum report current with bit[7:0] (ICCMAX_VR13). For VR13.HC, the maximum SVID reported current can be calculated with the following equation:  ICCMAX = ICCMAX_VR13 + ICCMAX_HC_ADD × 2  2A/LSB.
7:0	ICCMAX_VR13	Sets the VR13 SVID maximum report current (FFh). Note that the output will not boot if ICCMAX_VR13 is set to 0.1A/LSB.

### MFR\_PIN\_MAX (BEh) (Page 0)

The MFR\_PIN\_MAX command on Page 0 sets the Rail 1 maximum reported current of the SVID interface. This command is used for input power report scaling in SVID command PWR\_IN (1Bh). The value in the command also sets the value return to the SVID command PWR\_IN\_MAX (2Eh) and the initial input power alert threshold.

Command							N	1FR_PI	N_MAX	X						
Format		Direct														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1														0
Access	r/w	r/w												r/w	r/w	
Function	PINMAX_HC_ADD PINMAX_VR13															
Bits	Bit Na	Bit Name Description														
15:8	PINM	AX_HC	C_ADD			1AX_H	13.HC i				•			•	equation	n:
7:0	PINMAX_VR13  Sets the VR13 maximum reported input power of SVID interface value return to the SVID command PWR_IN_MAX (2Eh) and alert threshold. 2W/LSB.															

### SVID\_VENDOR\_ PRODUCT\_ID (BFh) (Page 0)

The SVID\_VENDOR\_PRODUCT\_ID command sets the vendor ID and product ID of the MP2965.

Command		SVID_VENDOR_PRODUCT_ID									
Format		Binary									
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Access	r/w	v r/w									
Function		VENDOR_ID PRODUCT_ID									

Е	Bits	Bit Name	Description
1	15:8	VENDOR_ID	Sets the vendor ID for users. Default is 0x25, which presents "MPS corporation" in the Intel vendor list.
7	<b>'</b> :0	PRODUCT_ID	Sets the product ID for users. Default is 0x65, which presents "MP2965".

#### CONFIG\_ID (C0h) (Page 0)

The CONFIG\_ID command provides two bytes to set the 4-digit product part number suffix. Contact an MPS FAE to get the 4-digit code.



Command		CONFIG_ID												
Format								Bin	ary					
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Access	r/w	v r/w												
Function								CONF	IG_ID					

Bits	Bit Name	Description
15:0	CONFIG_ID	Sets the 4-digit part number suffix for the MP2965.

### SVID\_LOT\_CODE\_PROTOCOL\_ID (C1h) (Page 0)

The SVID\_LOT\_CODE\_PROTOCOL\_ID command provides two bytes to record the product lot code and Intel SVID protocol versions.

Command		SVID_LOT_CODE_PROTOCOL_ID														
Format								Bin	ary							
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function		LOT_CODE PROTOCOL_ID														

Bits	Bit Name	Description
15:8	LOT_CODE	Defines the part's lot code.
7:0	PROTOCOL_ID	Identifies Rail 1's version of the SVID protocol the controller supports.  01h: VR12.0, IMPV7 02h: VR12.5 03h: VR12.6 04h: VR13.0 10mV VID table 05h: IMVP8 06h: VR12.1 07h: VR13.0 5mV table 08h: IMVP9

### SVID\_CAPABILITY\_DC\_LL (C2h) (Page 0)

The SVID\_CAPABILITY\_DC\_LL command sets the Intel VR13 specified CAPABILITY and DC\_LL.

Command		SVID_CAPABILITY_DC_LL														
Format								Bin	ary							
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function		CAPABILITY DC_LL														

Bits	Bit Name	Description
15:8	CAPABILITY	Bit-mapped register. This bit identifies the SVID VR capabilities and which optional telemetry register is supported. 00h indicates that only required registers are supported.
7:0	DC_LL	Data register containing the programmed load line or AVP of the platform based on the output capacitance and RPATH. If the PWM IC supports resistor LL or AVP programming, this register is not used. The master will not read this register. $0.1 m\Omega/LSB$ .

# SVID\_SR\_FAST\_SR \_SLOW (C3h) (Page 0)

The SVID\_SR\_FAST\_SR\_SLOW command sets the Intel VR13 specified SR\_FAST and SR\_SLOW.



Command		SVID_SR_FAST_SR_SLOW														
Format								Dir	ect							
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function		SR_FAST SR_SLOW														

Bits	Bit Name	Description
15:8	SR_FAST	Data register containing the fast slew rate capability of the slew rate that Rail 1 can sustain. 1(mV/µs)/LSB.
7:0	SR_SLOW	Data register containing the capability of Rail 1's slow slew rate. 1(mV/µs)/LSB.

### SVID\_VR\_TVRRDY\_TOLERANCE1 (C4h) (Page 0)

The SVID\_VR\_TVRRDY\_TOLERANCE1 command sets the Intel VR13 specified EN2SVID\_RDY and VR tolerance1.

Command		SVID_VR_TVRRDY_TOLERANCE1									
Format		Direct									
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0									
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/									
Function		EN2SVID_RDY VR_TOLERANCE1									

Bits	Bit Name	Description
15:8	EN2SVID_RDY	This register holds an encoded value that represents VR enable to VR ready for SVID command latency. 1µs/LSB.
7:0	VR_TOLERANCE1	Data register containing the VR tolerance band (TOB) of Rail 1 based on board parts (inductor DCR and inductance tolerance, current sense errors etc). 1mV/LSB.

#### MFR\_APS\_LEVEL\_1P (C5h) (Page 0)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this command sets the Rail 1 auto-phase shedding current threshold to 2-/1-phase.

Command							MFF	APS_	LEVEL	_1P						
Format							L	Insigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		DROP_LEVEL_1P DROP_LEVEL_DCM														

Bits	Bit Name	Description
15:8	DROP_LEVEL_1P	Sets the auto-phase shedding current threshold to 1-phase CCM. 1A/LSB.
7:0	DROP_LEVEL_DCM	Sets the auto-phase shedding current threshold to DCM. 1A/LSB.

### MFR\_APS\_LEVEL\_23P (C6h) (Page 0)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this command sets the Rail 1 auto-phase shedding current threshold to 4-phase and 3-phase operation.

Command							MFR	_APS_	LEVEL	_23P						
Format							L	Jnsigne	d binar	y						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w							

© 2019 MPS. All Rights Reserved.



### MP2965 - DUAL-LOOP, DIGITAL, PWM CONTROLLER FOR VR13.HC/AVSBUS

Function	DROP_LEVEL_3P	DROP_LEVEL_2P
----------	---------------	---------------

Bits	Bit Name	Description
15:8	DROP_LEVEL_3P	Sets the auto-phase shedding current threshold to 3-phase CCM. 1A/LSB.
7:0	DROP_LEVEL_2P	Sets the auto-phase shedding current threshold to 2-phase CCM. 1A/LSB.

# MFR\_APS\_SET (C7h) (Page 0)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this sets the Rail 1 auto-phase shedding current hysteresis and phase via the phase-dropping time interval.

Command							N	/IFR_AI	PS_SE	Т						
Format							L	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	DROP_PHASE_WAITTIME					S									

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:9	DROP_PHASE_ WAITTIME	Sets the phase-by-phase dropping time intervals. This bit is only effective when MFR_APS_SET (C7h), bit[8] = 1. 1µs/LSB.
		Sets the auto-phase shedding behavior.
8	MFR_AUTOPS_CTRL	1'b0: drop phase count to target immediately 1'b1: shed phases one-by-one with a programmed delay time. The delay time is set with MFR_APS_SET (C7h) bit[14:9].
7:4	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
3:0	MFR_APS_HYS	Sets the current hysteresis between 1-phase shedding and adding. This bit is used to prevent phase shedding back and forth when APS is enabled. 1A/LSB.

### MFR\_IDROOP\_OFFSET (C9h) (Page 0)

The MFR\_IDROOP\_OFFSET command on Page 0 provides one byte for users to add an offset over the Rail 1 droop current.

Command		MFR_IDROOP_OFFSET											
Format		Signed binary											
Bit	7	6	5	4	3	2	1	0					
Access	r/w	r/w	r/w	r/w r/w r/w r/w r/w									
Function	х	х		IDROOP_OFFSET									
Bits	Bit Name		Description	Description									
7:6	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.										

92



		Adds an offset	to the droop cu	urrent for users.			
		Bit[5] = 0	Positive	Bit[5] = 1	Negative	Unit	
		bit[4]	13	bit[4]	13	μΑ	
5:0	IDROOP_OFFSET	bit[3]	6.48	bit[3]	6.48	μΑ	
		bit[2]	3.24	bit[2]	3.24	μΑ	
		bit[1]	1.62	bit[1]	1.62	μΑ	
		bit[0]	0.81	bit[0]	0.81	μΑ	

# MFR\_DC\_LOOP\_CTRL (CBh) (Page 0)

The MFR\_DC\_LOOP\_CTRL command on Page 0 sets the DC loop calibration-related holding condition. This command also provides two bits to program the PWM behavior during phase adding.

Command		MFR_DC_LOOP_CTRL														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w														
Function				HOLD_LP_PRD_TIME DC_CAL_MIN_THOLD					OLD							

Bits	Bit Name	Description
45	DDD ADD DU MODE	Sets phase-adding mode when the PWM period meets the condition set with bit[13:7] in this command.
15	PRD_ADD_PH_MODE	1'b0: add phases with a PWM low time inserted between HiZ-to-Hi 1'b1: add phases with a PWM HiZ-to-Hi directly
14	VER ADD BH MODE	Sets phase-adding mode when VFB is lower than the VFB- window (i.e.: VID - 25mV window).
14	VFBADD_PH_MODE	1'b0: add phases with a PWM low time inserted between HiZ-to-Hi 1'b1: add phases with a PWM HiZ-to-Hi directly
13:7	HOLD_LP_PRD_TIME	Sets the period changing time to hold the DC loop and current balance loop. If the PWM period meets the condition below, and the associated enable bit is set, the DC loop and CB loop are held. All loop hold functions related with this time setting are ineffective in DCM. $ \left  T_{PWM} - T_{PWM_REF} \right  \leq \text{HOLD\_LP\_PRD\_TIME} \times 80 \text{ns} $ Where TPWM is the real-time PWM period, and TPWM_REF is the nominal period set with MFR_FS (ECh). $80 \text{ns}/\text{LSB}$ .
6	PRD_HOLD_DC_EN	1'b0: disable fs change condition to hold the DC loop 1'b1: enable fs change condition to hold the DC loop
5	PS_HOLD_DC_EN	1'b0: disable phase number change to hold the DC loop 1'b1: enable phase number change to hold the DC loop
4	TRANS_HOLD_DC_EN	1'b0: disable VFB+/- window condition to hold the DC loop 1'b1: enable VFB+/- window condition to hold the DC loop
3:0	DC_CAL_MIN_THOLD	Sets the DC loop minimal holding time in direct format. 200µs/LSB with +100µs offset.

### MFR\_APS\_CTRL (CCh) (Page 0)

The MFR\_APS\_CTRL command on Page 0 sets the APS exiting conditions for Rail 1.

Command	MFR_APS_CTRL
Format	Unsigned binary



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w															
Function	Х	х	х	х	Х	Х	Х									

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:3	MIN_TIME_PS0	Sets the minimal full-phase running time when the VR exits APS for OCP_Phase, VFB- window, and FS limit events. This bit is active for both rails. 20µs/LSB.
0	ADC EVIT LIV EN	When VFB falls below the VFB- window, the VR can be enabled to exit APS and run with full phase.
2	APS_EXIT_UV_EN	1'b0: disable VFB- window event to exit APS 1'b1: enable VFB- window event to exit APS
1	APS_EXIT_FS_EN	When the FS limit condition is met, the VR can be enabled to exit APS and run with full phase. The FS limit is set with PMBus commands 45h, 46h, 47h, 48h, and 49h.
		1'b0: disable FS limit event to exit APS 1'b1: enable FS limit event to exit APS
0	APS EXIT OC EN	When the Rail 1 phase 1 triggers OCP_Phase, the device can be enabled to exit APS and run with full phase.
	Ar G_EATI_OC_EN	1'b0: disable Rail 1 phase 1 OCP_Phase event to exit APS 1'b1: enable Rail 1 phase 1 OCP_Phase event to exit APS

### MFR\_OSR\_SET (CDh) (Page 0)

The MFR\_OSR\_SET command on Page 0 sets the over-shot reduction (OSR) related parameters. This command is for Rail 1 only.

This register sets the minimum PWM off-time and block time of the OSR function on Rail 1.

Command		MFR_OSR_SET														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	v r/w														
Function	Х	Х	Х		OSR_DEGLITCH_TIME OSR_BLANK_TIME											

Bits	Bit Name	Description
15:13	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
12:7	OSR_DEGLITCH_TIME	Sets the minimum PWM off-time in the OSR process. 5ns/LSB.
6:0	OSR_BLANK_TIME	Sets the blanking time between two OSR events. 10ns/LSB.

### MFR\_BLANK\_TIME (CEh) (Page 0)

The MFR\_BLANK\_TIME command on Page 0 sets the slope compensation reset time and PWM blanking time between two consecutive phases. This command is for Rail 1 only.

Command		MFR_BLANK_TIME														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	SLOPE_RESET_TIME PWM_BLANK_TIME											



Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
11:6	SLOPE_RESET_TIME	Sets the slope compensation resetting time. This bit is effective when register 2Ch bit[4] = 0. Note that the slope compensation reset time should be shorter than the PWM blanking time set by bit[5:0] (PWM_BLANK_TIME). 5ns/LSB.
5:0	PWM_BLANK_TIME	Sets the PWM blanking time between two consecutive phases. 5ns/LSB.

#### MFR\_DDR\_SET (CFh) (Page 0)

The MFR\_DDR\_SET command on Page 0 sets the DDR-related options when the MP2965 is used for memory power supply. This register is used to disable Rail 2's SVID address and 1/2 tracking mode.

Command		MFR_DDR_SET											
Format		Direct											
Bit	7	7 6 5 4 3 2 1											
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w					
Function	х	х	х	х	х	х							

Bits	Bit Name	Description
7:2	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets Rail 2 to reject any SVID command from the CPU.
1	REJ_SVID_ADDR2	1'b0: Rail 2 reacts to the SVID command sent to it 1'b1: Rail 2 rejects any SVID command from CPU
		Enable bit for Rail 2 VOUT always tracking half of the Rail 1 VOUT.
0	R2_HALF_TRK_EN	1'b0: Rail 2 VOUT is independent of Rail 1 1'b1: Rail 2 VOUT is half of Rail 1 VOUT

#### MFR\_SLOPE\_SR\_4P (D4h) (Page 0)

Slope compensation is used to provide enough noise immunity for PWM generation and make the PWM switches stable on the MP2965. Slope compensation is generated by a PMBus-programmable current source and a PMBus-programmable capacitor. The MP2965 provides a slope voltage programming command for any phase-count operation. The MFR\_SLOPE\_SR\_4P command on Page 0 provides two bytes to program the slope compensation for 4-phase operation. This command is for Rail 1 only.

Command		MFR_SLOPE_SR_4P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х		C/	ΑP			CUF	RRENT	SOUF	RCE	

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

CCM operation can use same equation to calculate the slope slew rate, while the CURRENT\_SOURCE and CAP value is programmed by a different register, shown in Equation (17):



$$SLOPE\_SR_{@NP} = 16892 \times \frac{CURRENT\_SOURCE}{(16-CAP)}$$
(17)

Where SLOPE\_SR<sub>@NP</sub> is the slope voltage slew rate at n-phase CCM (in V/s). "N" is the phase count and can be  $1\sim7$ .

Figure 31 shows a slope voltage curve at 4-phase CCM.




Figure 31: Slope Voltage at 4-Phase CCM

The slope voltage amplitude (V<sub>SLOPE</sub>) can be calculated with Equation (18):

$$V_{SLOPE\_NP} = SLOPE\_SR_{@NP} \times (\frac{1}{N \times f_{SW}} - t_{RST})$$
(18)

Where  $V_{SLOPE\_NP}$  is the slope voltage of the N-phase CCM (in V), N is the phase count (between 1~7), SLOPE\_SR<sub>@NP</sub> is the slope voltage slew rate calculated with Equation (17),  $f_{SW}$  is the single-phase switching frequency set with command MFR\_FS (Ech) (in Hz), and  $t_{RST}$  is the slope compensation resetting time set with command MFR\_BLANK\_TIME (Ceh) (in s).

In general design guidelines, a slope voltage amplitude ( $V_{SLOPE}$ ) of 20mV to 40mV is used to cover all potential Ton, L, and Cout variations. A lower slope voltage results in faster load transient response, while a higher slope voltage results in better noise immunity (less PWM jittering).

#### MFR\_SLOPE\_CNT\_4P (D5h) (Page 0)

The MFR\_SLOPE\_CNT\_4P command on Page 0 is used to set the slope voltage clamp time at 4-phase operation. The clamp time is used to limit the slope voltage when the switching off-time is too long (e.g.: DCM operation or output load release transient). This command should cover the regular PWM switching off-time (see Figure 32). The slope voltage is clamped once the clamp timer expires, which means there is no more slope compensation. To provide enough time margin for slope compensation, it is recommend to design a slope clamp timer with the 130% of the switching off-time, as shown in Equation (19):

$$t_{SLOPE\_CLAMP} = 1.3 \times \left(\frac{1}{N \times f_{SW}} - t_{RST}\right)$$
 (19)



Where  $t_{SLOPE\_CLAMP}$  is the slope clamping timer (in s),  $f_{SW}$  is the single-phase switching frequency set with command MFR\_FS (ECh) (in Hz), and  $t_{RST}$  is the slope compensation resetting time set with command MFR\_BLANK\_TIME (Ceh) (in s).

Command		MFR_SLOPE_CNT_4P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	SLOPE_CNT									

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for 4-phase operation. 5ns/LSB.

#### MFR\_SLOPE\_SR\_3P (D6h) (Page 0)

The MFR\_SLOPE\_SR\_3P command on Page 0 provides two bytes to program the slope compensation slew rate for 3-phase operation. This command is for Rail 1 only. Use Equation (18) to calculate the slope voltage amplitude.

Command		MFR_SLOPE_SR_3P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

#### MFR\_SLOPE\_CNT\_3P (D7h) (Page 0)

The MFR\_SLOPE\_CNT\_3P command on Page 0 is used to set the slope voltage clamp time in 3-phase operation.

Command		MFR_SLOPE_CNT_3P														
Format		Unsigned binary														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X SLOPE_CNT															

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for 3-phase operation. 5ns/LSB.

#### MFR\_SLOPE\_SR\_2P (D8h) (Page 0)

The MFR\_SLOPE\_SR\_2P command on Page 0 provides two bytes to program the slope compensation for 2-phase operation. This command is for Rail 1 only. Use Equation (18) to calculate the slope voltage amplitude.



Command		MFR_SLOPE_SR_2P														
Format		Unsigned binary														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X CAP CURRENT SOURCE															

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB

#### MFR\_SLOPE\_CNT\_2P (D9h) (Page 0)

The MFR\_SLOPE\_CNT\_2P command on Page 0 is used to set the slope voltage clamp time in 2-phase operation.

Command		MFR_SLOPE_CNT_2P														
Format		Unsigned binary														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X SLOPE_CNT															

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for 2-phase operation. 5ns/LSB.

#### MFR\_SLOPE\_SR\_1P (DAh) (Page 0)

The MFR\_SLOPE\_SR\_1P command on Page 0 provides two bytes to program the slope compensation for 1-phase CCM operation. This command is for Rail 1 only. Use Equation (18) to calculate the slope voltage amplitude.

Command		MFR_SLOPE_SR_1P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

### MFR\_SLOPE\_CNT\_1P (DBh) (Page 0)

The MFR\_SLOPE\_CNT\_1P command on Page 0 is used to set the slope voltage clamp time at 1-phase CCM operation.

Command	MFR_SLOPE_CNT_1P
Format	Unsigned binary



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w										
Function	Х	Х	Х	Х	Х	Х					SLOPE	_CNT				

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for 1-phase CCM operation. 5ns/LSB.

#### MFR\_SLOPE\_SR\_DCM (DCh) (Page 0)

The MFR\_SLOPE\_SR\_DCM command on Page 0 sets the slew rate of slope compensation for Rail 1 at 1-phase DCM. Calculate the slope slew rate with Equation (17) with CAP = 0.

Command		MFR_SLOPE_SR_DCM														
Format		Unsigned binary														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		CUF	RENT	SOUF	RCE	

Bits	Bit Name	Description
15:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

### MFR\_SLOPE\_CNT\_DCM (DDh) (Page 0)

The MFR\_SLOPE\_CNT\_DCM command on Page 0 is used to set the slope voltage clamp time at 1-phase DCM operation.

At 1-phase DCM, the off time is increased to reduce the switching frequency as the load current reduces. The slope voltage clamp time should be long enough to avoid the SW node freewheeling period when the zero-current detection (ZCD) turns off the low-side MOSFET to transition the SW node to Hi-Z (see Figure 32).




Figure 32: Slope Voltage Compensation at DCM



In general, it is recommend to design the slope clamp time for DCM operation using Equation (20):

$$t_{\text{SLOPE\_CLAMP@DCM}} = 1.1 \times \left( \frac{1}{f_{\text{SW}}} - t_{\text{RST}} + t_{\text{SW\_FR}} \right)$$
(20)

Where  $t_{SLOPE\_CLAMT@DCM}$  is the slope clamp time at 1-phase DCM (in s),  $T_{SW}$  is the single-phase switching period set with command MFR\_FS (Ech) (in s),  $t_{BLANK}$  is the PWM blanking time set with command MFR\_BLANK\_TIME (CEh) (in s), and  $t_{SW}$  FR is the switch node freewheeling time (in s).

Command		MFR_SLOPE_CNT_DCM														
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	Х	Х	Х	Х	Х	Х					SLOPE	_CNT				

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for 1-phase DCM operation. 5ns/LSB.

#### MFR\_SLOPE\_TRIM1 (DEh) (Page 0)

When the DC loop is disabled, the actual V<sub>OUT</sub> of the MP2965 can be calculated with Equation (21):

$$V_{OUT} = \frac{V_{REF} - V_{SLOPE}}{K_{VV}} + \frac{\Delta V_{OUT}}{2}$$
 (21)

Where  $V_{REF}$  is the reference voltage (in V),  $V_{SLOPE}$  is the slope voltage (in V),  $\Delta V_{OUT}$  is the output voltage ripple (in V), and  $K_V$  is the output voltage divider, which may be caused by a remote sense amplifier sense gain or external VOSEN resistor divider.

The MP2965 provides a reference voltage trim ( $V_{TRIM}$ ) to make the actual output voltage close the design target without DC loop calibration.  $V_{TRIM}$  is implanted by adding a negative offset over the reference voltage. In designs, design  $V_{TRIM}$  to equal to the voltage shift caused by  $V_{SLOPE}$  and the output voltage ripple. When SVID sets the PS command or when auto-phase shedding is enabled, the reference voltage trim also makes the DC loop output constant between different phases, improving the load transient response between different power states.

The MFR\_SLOPE\_TRIM1 command on Page 0 is used to trim the output voltage at 2-/1-phase CCM and 1-phase DCM of Rail 1.

Command		MFR_SLOPE_TRIM1														
Format		Unsigned binary														
Bit	15	14     13     12     11     10     9     8     7     6     5     4     3     2     1     0														
Access	r/w	r/w														
Function	Х		V	TRIM_2	2P		VTRIM_1P					VTRIM_DCM				

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:10	VTRIM_2P	Sets the V <sub>OUT</sub> trim for 2-phase operation. 2.35mV/LSB.
9:5	VTRIM_1P	Sets the V <sub>OUT</sub> trim for 1-phase CCM operation. 2.35mV/LSB.



4	1:0	VTRIM_DCM	Sets the V <sub>OUT</sub> trim for 1-phase DCM operation. 2.35mV/LSB.	l
---	-----	-----------	---	---

### MFR\_SLOPE\_TRIM2 (DFh) (Page 0)

The MFR\_SLOPE\_TRIM2 command on Page 0 is used to trim the output voltage at 5-/4-/3-phase operation of Rail 1.

Command		MFR_SLOPE_TRIM2													
Format		Unsigned binary													
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r/w	r/w													
Function	Х	VTRIM_5P					VTRIM_4P				VTRIM_3P				

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:10	VTRIM_5P	Sets the V <sub>OUT</sub> trim for 5-phase operation. 2.35mV/LSB.
9:5	VTRIM_4P	Sets the V <sub>OUT</sub> trim for 4-phase operation. 2.35mV/LSB.
4:0	VTRIM_3P	Sets the V <sub>OUT</sub> trim for 3-phase operation. 2.35mV/LSB.

### MFR\_SLOPE\_TRIM3 (E0h) (Page 0)

The MFR\_SLOPE\_TRIM3 command on Page 0 is used to trim the output voltage at 7-/6-phase operation of Rail 1.

Command		MFR_SLOPE_TRIM3														
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	Х	Х	Х	Х	Х	Х		V	TRIM_7	'P			V	TRIM_6	SP	

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:5	VTRIM_7P	Sets the VOUT trim for 7-phase operation. 2.35mV/LSB.
4:0	VTRIM_6P	Sets the VOUT trim for 6-phase operation. 2.35mV/LSB.

#### MFR\_ ADDR\_PMBUS (E1h) (Page 0)

The MFR\_ ADDR\_PMBUS command on Page 0 sets the options related with a PMBus slave address.

Command							MFF	R_ ADD	R_PMI	3US						
Format		Unsigned binary														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0	
Access	r/w	r/w												r/w		
Function	Х	x x x x x x x														
Bits	Bit Na	ame			Desci	ription										
15:9	RESE	RVED			Unused. X indicates that writes are ignored and reads are always 0.											



		This bit selects the 3MSB of the PMBus address to be set by the ADDR_PH pin or the register.						
8	ADDR_PH_MODE	1'b0: 3MSB for PMBus address is set by ADDR_PH pin 1'b1: 3MSB for PMBus address is set by register MFR_PMBUS_ADDR (E1h) bit[6:4]						
		This bit selects the 4LSB of the PMBus address to be set by the ADDR_PL pin or the register.						
7	ADDR_PL_SET	1'b0: 4LSB for PMBus address is set by ADDR_PL pin 1'b1: 4LSB for PMBus address is set by register MFR_PMBUS_ADDR (E1h) bit[3:0]						
		Sets or returns the 3MSB of the PMBus address.						
6:4	ADDR_PMBUS_3MSB	When bit[8] = 1'b0, the PMBus address 3MSB is set by ADDR_PH pin. Bit[6:4] returns the 3MSB of the PMBus address. When bit[7] = 1'b1, the 3MSB of PMBus address is set with bit[6:4].						
		Sets or returns the 4LSB of the PMbus address.						
3:0	ADDR_PMBUS_4LSB	When bit[7] = 1'b0, the PMBus address 4LSB is set by ADDR_PL pin. Bit returns the 4LSB of the PMBus address. When bit[7] = 1'b1, the 4LSB of PMBus address is set with bit[3:0].						

### MFR\_LOOP\_PI\_SET (E2h) (Page 0)

The MFR\_LOOP\_PI\_SET command on Page 0 sets the Rail 1 Vout PMBus report resolution and PI parameters of the DC loop and current balance loop.

Command			MFR_LOOP_PI_SET													
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х		DC LOOP KI CB LOOP KI									

Bits	Bit Name	Description
15:11	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
10	VOUT_PMBUS_LSB	Sets the resolution of the PMBus V <sub>OUT</sub> report with command READ_VOUT (8Bh).  1'b0: VID format 1'b1: 1mV/LSB
9:4	DC_LOOP_KI	Sets the PI parameter of the DC calibration loop.
3:0	CB_LOOP_KI	Sets the PI parameter of the current balance loop.

### MFR\_CB\_LOOP\_CTRL (E3h) (Page 0)

The MFR CB LOOP CTRL command on Page 0 sets the current balance loop holding time and conditions for Rail 1.

Command				MFR_CB_I	LOOP_CTRL									
Format		Unsigned binary												
Bit	7	6	5	4	3	2	1	0						
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w						
Function						CB_LOC	P_THOLD							
Bits	Bit Name	Name Description												



		Holds the current balance loop regulation when a load transient event is detected (i.e.: VFB exceeds the VFB+ or VFB- window).
7	CB_TRANS_ HOLD_EN	1'b0: no action 1'b1: hold the current balance loop regulation when a load transient event is detected
6	CR DDD HOLD EN	Holds the current balance loop when the PWM time interval meets the PWM switching period condition set with the PMBus command MFR_DC_LOOP_CTRL (CBh) bit[13:7].
0	CB_PRD_HOLD_EN	1'b0: no action 1'b1: hold the current balance loop when the PWM switching period condition is met
		Holds the current balance loop when a phase count is changed.
5	CB_PS_HOLD_EN	1'b0: no action 1'b1: hold the current balance loop when the phase count is changed
		Holds the current balance loop when DVID occurs.
4	CB_DVID_HOLD_EN	1'b0: no action 1'b1: hold the current balance loop when DVID occurs
3:0	CB_LOOP_THOLD	Sets the current balance loop holding time. During a load transient event, FS change event, power state changing, or a DVID event is detected and the corresponding enable bit is set, the current balance loop stops regulating for a period of time set with command CB_LOOP_THOLD. 100µs/LSB.

# MFR\_VR\_CONFIG (E4h) (Page 0)

The MFR\_VR\_CONFIG command on Page 0 provides two bytes to program some basic system configurations of Rail 1.

Command							MF	R_VR	CONF	IG						
Format		Unsigned binary														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r														
Function		PHASE_CNT														

Bits	Bit Name	Description
		Enables DC loop calibration at DCM.
15	DC_LOOP_EN_DCM	1'b0: disable DC loop calibration at DCM 1'b1: enable DC loop calibration at DCM
		Enables DC loop calibration in both DCM and CCM operation.
14	DC_LOOP_EN	1'b0: disable DC loop calibration 1'b1: enable DC loop calibration
13	PSI SEL	Enables forcing the power state. This bit is only effective when OPERATION (01h), bit [5:4] $\neq$ 2'b11.
13	FSI_SEL	1'b0: disable forcing power state with bit[12:11] of MFR_VR_CONFIG (E4h) 1'b1: enable forcing power state with bit[12:11] of MFR_VR_CONFIG (E4h)
		Power state selection bits when MFR_VR_CONFIG (E4h) bit[13] = 1.
12:11	PSI_PMBUS	2'b00: full-phase CCM. The phase count is determined by MFR_VR_CONFIG (E4h) bit[2:0]. 2'b01: 1-phase CCM 2'b1x: 1-phase DCM



		Enable over-clocking mode 1 (i.e.: adding an offset voltage over VID with the PMBus command VOUT_OFFSET (23h)). This bit is effective at SVID, PMBus, AVSBus, and PVID override mode.
10	OVER_CLOCK1_EN	1'b0: disable over-clocking mode 1. The VOUT_OFFSET (23h) is ineffective, and the VID offset from the SVID interface is effective.  1'b1: enable over-clocking mode 1. The PMBus command VOUT_OFFSET (23h) is active and added to the initial VID. The VID offset from SVID is ineffective.
		Sets the PWM on time at DCM operation.
9	DCM_TON_SET	1'b0: PWM on time at DCM is the same as in CCM operation 1'b1: PWM on time at DCM is 3/4 that of CCM operation
8	VID_STEP_SEL	Selects the Rail 1 VID resolution. All PMBus commands on Page 0 in VID format follow the VID resolution definition with VID_STEP_SEL.
0	VID_STEF_SEL	1'b0: 10mV per VID step 1'b1: 5mV per VID step
		Enables the current balance loop.
7	CB_LOOP_EN	1'b0: disable current balance loop 1'b1: enable current balance loop
		Enables the overshoot reduction function.
6	OSR_EN	1'b0: disable overshoot reduction function 1'b1: enable overshoot reduction function
		Enables auto-phase shedding and IVID.
5:4	APS_IVID_EN	2'b00: disable APS and IVID 2'b01: enable IVID 2'b1x: enable APS
		Enable over-clocking mode 2 at SVID mode.
3	SVID_OVERCLK2_EN	1'b0: disable SVID over-clocking mode 2 1'b1: enable SVID over-clocking mode 2. The VID is determined by the PMBus command VOUT_COMMAND (21h), but the MP2965 still responds to all CPU SVID commands.
		Sets the full-phase count of Rail 1 when MFR_VR_CONFIG (E4h) bit[12:11] = 2'b00.
2:0	PHASE_CNT	3'b000: 1-phase DCM 3'b001: 1-phase CCM 3'b010: 2-phase 3'b011: 3-phase 3'b100: 4-phase 3'b101: 5-phase 3'b111: 7-phase

# MFR \_VBOOT\_SET (E5h) (Page 0)

The MFR\_VBOOT\_SET command on Page 0 programs the boot-up voltage if VBOOT is set with the register. This command also provides a bit to enable IMVP9 VID table format.

Command							MF	R_VB0	OOT_S	ET						
Format		Unsigned binary, VID														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X X VBOOT_SET															

© 2019 MPS. All Rights Reserved.





Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables IMVP9 VID table format.
8	IMVP9_EN	1'b0: disable IMVP9 VID table format 1'b1: enable IMVP9 VID table format
7:0	VBOOT_SET	Sets the boot-up voltage of Rail 1 when VBOOT is set with the register (i.e.: MFR_VR_CONFIG2 (09h) bit[12:11] = 2'b00). This bit is in VID format. 1 VID step/LSB.

### MFR \_ADDR\_SVID\_AVSBUS (E6h) (Page 0)

The MFR\_ADDR\_SVID\_AVSBUS command on Page 0 sets the SVID and AVS address for both rails.

Command		MFR_ADDR_SVID_AVSBUS														
Format		Direct														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	х	х					ADDR_OFFSET SVID_AVS_ADDR1								R1	

Bits	Bit Name	Description
15:14	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables the AVSbus address of Rail 1.
13	AVS_ADDR_EN1	1'b0: disable AVSBus address of Rail 1 1'b1: enable AVSBus address of Rail 1
		Enables the AVSbus address of Rail 2.
12	AVS_ADDR_EN2	1'b0: disable AVSBus address of Rail 2 1'b1: enable AVSBus address of Rail 2
		Selects the SVID all-call address.
11:10	SVID_ALLCALL_CTRL	2'b00: no all-call address 2'b01: SVID address 0x0E as all-call address 2'b10: SVID address 0x0F as all-call address 2'b11: SVID address 0x0E and 0x0F as all-call address
		Sets the Rail 2 SVID/AVSBus address offset based on Rail 1. It is in two's complement format. The Rail 2 SVID/AVSBus address can be calculated with the following equation:
		ADDRS_R2 = ADDRS_R1 + ADDR_OFFSET + 1
9:5	ADDR OFFSET	The values below list the binary data and real-world address offset:
0.0	, , , , , , , , , , , , , , , , , , ,	5'b 0 0000: 0 5'b 0 0001: 1 5'b 0 1111: 15 5'b 1 0000: -16 5'b 1 0001: -15 5'b 1 1111: -1
	CVID AVE ADDD	Selects the SVID/AVSBus address setting mode from the register.
	SVID_AVS_ADDR_ MODE	1'b0: not supported 1'b1: SVID/AVSBus address is from register E6h bit[3:0]
3:0	SVID_AVS_ADDR1	When bit [4] = 1, set the SVID/AVSBus address from the register.

# MFR\_IIN\_CAL\_GAIN (E7h) (Page 0)



TI NACO IINI	$\sim$ $\sim$ 1	OAINI assessment as Danie O and the formula summer to a serious serious	
The MFR IIN	CAL	GAIN command on Page 0 set the input current sensing gain.	

Command							MFI	R_IIN_0	CAL_G	AIN							
Format						Direct											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Х	Х	Х	Х	Х	x x x IIN_CAL_GAIN											
Bits	Bit Na	ame			Description												
15:9	RESE	RESERVED				Unused. X indicates that writes are ignored and reads are always 0.											
8:0	IIN_C	IIN_CAL_GAIN				Sets the input current sensing gain. $IIN\_GAIN = 4100 \times \frac{R_{IIN} \times R_{IIN}\_{SEN}}{R_{I/V}}$ Where $R_{IIN}$ is the resistor on IIN (in $\Omega$ ), $R_{IIN\_SEN}$ is the current sensing resistor (in $\Omega$ ), and $R_{I/V}$ is the input current converting resistor (in $\Omega$ ). Refer to Figure 15 for a detailed definition.											

#### MFR\_TEMP\_CAL (E8h) (Page 0)

The MFR\_TEMP\_CAL command on Page 0 sets the temperature sensing gain and offset.

Command		MFR_TEMP_CAL										
Format		Direct										
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0										
Access	r/w	r/w										
Function		TEMP_GAIN TEMP_OFFSET										

Bits	Bit Name	Description
15:8	TEMP_GAIN	Sets the temperature sense gain to transfer the voltage to VTEMP to direct temperature (in degrees).
		Sets the temperature sense offset to transfer the voltage to VTEMP to direct temperature (in degrees). This bit is in two's complement format. Bit[7] is the sign bit. The list below shows the binary data and real-world values:
7:0	TEMP_OFFSET	8'b 0000 0000: 0 8'b 0000 0001: 1°C 8'b 0111 1111: 127°C 8'b 1000 0000: -128°C 8'b 1000 0001: -127°C 8'b 1111 1111: -1°C

The MP2965 senses the power stage temperature by sensing the voltage of VTEMP. Intelli-Phases report the junction temperature to VTEMP. TEMP\_GAIN and TEMP\_OFFSET are used to program the junction temperature gain and offset of VTEMP into the MP2965. Generally, the Intelli-Phase junction temperature is calculated with Equation (22):

$$T_{\text{JUNCTION}}(^{\circ}C) = a \times V_{\text{TEMP}} + b$$
 (22)

Where  $V_{TEMP}$  is the voltage on the MP2965 VTEMP pin (in V), a is the temperature sense gain (in °C/V), and b is the temperature sense offset (in °C).

TEMP\_GAIN and TEMP\_OFFSET are determined by TEMP\_OFFSET = b and TEMP\_GAIN = 0.8×a.



#### MFR\_CUR\_GAIN (E9h) (Page 0)

The MFR\_CUR\_GAIN command on Page 0 sets the Rail 1 phase current sensing gain. The MP2965 senses the phase current by monitoring the voltage between CS and CS\_SUM. The gain affects the per-phase current limit. The relationship of the current sensing gain/offset and the actual phase current limit is shown in Equation (23):

$$0.01\times\left(\frac{\text{PHASE} \quad \text{CUR} \quad \text{GAIN}\times\text{OCP} \quad \text{PHASE}}{82} + 106 + \text{PHASE} \quad \text{CUR} \quad \text{OFFSET}\right) + 0.17 = I_{\text{PH} \quad \text{LMT}} \times R_{\text{CS}} \times K_{\text{CS}} + 1.23 \text{ (23)}$$

Command		MFR_CUR_GAIN										
Format		Unsigned binary										
Bit	15	14     13     12     11     10     9     8     7     6     5     4     3     2     1     0										
Access	r/w	r/w										
Function	Х	Х	Х	Х	Х	Х	PHASE_CUR_GAIN					

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the phase current sensing gain with the following equation:
9:0	PHASE_CUR_GAIN	PHASE _CUR _GAIN=8200×R <sub>cs</sub> ×K <sub>cs</sub>
		Where $R_{CS}$ is the phase-current sensing resistor (in $\Omega$ ), and $K_{CS}$ is the current sensing gain of Intelli-Phase (in A/A).

# MFR\_FS\_LOOP\_CTRL (EBh) (Page 0)

The MFR\_FS\_LOOP\_CTRL command on Page 0 sets frequency loop hold time and conditions for Rail

Command		MFR_FS_LOOP_CTRL														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14	FS_TRANS_HOLD_EN	Holds the frequency loop regulation when a load transient event is detected (i.e.: VFB exceeds the VFB+ or VFB- window).  1'b0: no action
		1'b1: hold frequency loop regulation when a load transient event is detected
		Holds the frequency loop regulation when the phase count is changed.
13	FS_PS_HOLD_EN	1'b0: no action 1'b1: hold frequency loop regulation when phase count is changed
		Holds the frequency loop regulation when DVID occurs.
12	FS_DVID_HOLD_EN	1'b0: no action 1'b1: hold frequency loop regulation when DVID occurs
11:8	FS_LOOP_HOLD_TIME	Sets the minimal holding time of the frequency loop when a load transient, phase count change, or DVID occurs. 100µs/LSB.



7	FS_LOOP_EN	Enables the frequency loop.  1'b0: disable frequency loop 1'b1: enable frequency loop
6:0	FS_LOOP_KI	Sets the frequency loop regulation parameter.

#### MFR\_FS (ECh) (Page 0)

The MFR\_FS command on Page 0 sets the switching frequency of Rail 1.

Command		MFR_FS														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	x x x x MFR FS												

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	MFR_FS	Sets the switching frequency in a direct format. 10kHz/LSB.

### MFR\_OTP\_SET (EDh) (Page 0)

The MFR\_OTP\_SET command on Page 0 sets the over-temperature protection (OTP) mode, threshold, and hysteresis. OTP is achieved by sensing the temperature on VTEMP.

Command	MFR_OTP_SET															
Format	Direct															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	OTP_LIMIT OTP_HYS															

Bits	Bit Name	Description							
15:8	OTP_LIMIT	Sets the over-temperature protection threshold. 1° C/LSB.							
7	OTP_MODE	Sets the over-temperature protection mode.  1'b0: hiccup mode 1'b1: latch mode							
6:0	OTP_HYS	Sets the over-temperature protection recovery threshold when OTP is set to hiccup mode. 1°C/LSB.							

### MFR\_OCP\_TOTAL\_SET (EEh) (Page 0)

The MFR\_OCP\_TOTAL\_SET command on Page 0 sets the Rail 1 OCP\_Total-related options and values.

Command	MFR_OCP_TOTAL_SET															
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х		OCP_TOTAL_TBLANK OCP_TOTAL_CUR													

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



14:13	OCP_TOTAL_MODE	Sets the OCP_Total action mode.  2'b00: no action 2'b01: latch off 2'b10: hiccup 2'b11: retry six times
12:7	OCP_TOTAL_TBLANK	Sets the blanking time for OCP_Total in direct format. 100µs/LSB.
6:0	OCP_TOTAL_CUR	Sets the Rail 1 per-phase OCP_Total entry threshold in direct format. 1A/LSB.

## MFR\_VCCIO\_FAULT\_SET (EFh) (Page 0)

The MFR\_VCCIO\_FAULT\_SET command on Page 0 sets the VCCIO fault-related options and values. If the MP2965 detects that VCCIO is lower than 0.65V for longer than the VCCIO fault blanking time, the VR shuts down.

Command							MFR_	VCCIO	_FAUL	T_SET						
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	Х									

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the VCCIO fault action mode.
8	VCCIO_FLT_MODE	1'b0: auto-retry mode 1'b1: latch mode
		Enables the VCCIO fault on Rail 2.
7	VCCIO_FAULT_EN2	1'b0: disable VCCIO fault on Rail 2 1'b1: enable VCCIO fault on Rail 2
		Enables the VCCIO fault on Rail 1.
6	VCCIO_FAULT_EN1	1'b0: disable VCCIO fault on Rail 1 1'b1: enable VCCIO fault on Rail 1
5:0	VCCIO_FLT_TBLANK	Sets the VCCIO fault blanking time. If VCCIO is below 0.65V for longer than the time set with VCCIO_FLT_TBLANK, a VCCIO fault occurs. 50ns/LSB.

## MFR\_OCP\_PHASE\_SET (F0h) (Page 0)

The MFR\_OCP\_PHASE\_SET command on Page 0 sets the Rail 1 per-phase valley current limit.

Command				MFR_OCP_I	PHASE_SET									
Format				Dir	ect									
Bit	7	6	5	4	3	0								
Access	r/w	r/w	r/w r/w r/w r/w r/w r/w											
Function	Х		PHASE_CUR_LIMIT											

Bits	Bit Name	Description
7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
6:0	PHASE_CUR_LIMIT	Sets the per-phase valley current limit in direct format. 1A/LSB.

© 2019 MPS. All Rights Reserved.

## MFR\_OVP\_UVP\_SET (F1h) (Page 0)



The MFR\_OVP\_UVP\_SET command on Page 0 provides two bytes to program the options and values of Rail 1 V<sub>OUT</sub> OVP and UVP.

Command							MFF	R_OVP	_UVP_	SET						
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3					2	1	0
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function		OVP2_BLANK_TIME UVP_BLANK_TIME														

Bits	Bit Name	Description
		Selects the OVP2 action mode.
15:14	OVP2_MODE	2'b00: no action 2'b01: latch off
		2'b10: hiccup 2'b11: retry three or six times, determined by bit[13] below
		Sets the number of retry times when bit[15:14] (OVP2_MODE) = 2'b11.
13	OVP2_RETRY_TIMES	1'b1: retry three times 1'b0: retry six times
12:8	OVP2_BLANK_TIME	Sets the OVP2 blanking time. When the OV2 condition remains for longer than the OVP2 blanking time, the OVP2 fault takes action. 100ns/LSB.
		Selects the UVP action mode.
7:6	UVP_MODE	2'b00: no action 2'b01: latch off 2'b10: hiccup 2'b11: retry six times
5:0	UVP_BLANK_TIME	Sets the UVP blanking time. When the UV condition remains for longer than the UVP blanking time, the UVP fault takes action. 20µs/LSB.

#### PWD\_CHECK\_CMD (F2h) (Page 0)

The PWD\_CHECK\_CMD command on Page 0 provides two bytes to input the password and check if it is effective. If the password input is mismatched with the value set with the PMBus command MFR PWD USER (A7h, Page 1), the PMBus commands and EEPROM cannot read or write.

Command							PW	D_CHE	CK_C	MD						
Format		Unsigned binary														
Bit	1 15   14   13   17   11   10   0   8   7   6   5   4   3   7   1   1											0				
Access	r/w	r/w											r/w			
Function		PWD_CHECK_INPUT														

Bits	Bit Name	Description
15:0	PWD_CHECK_INPUT	Command to input and check the password value.

# MFR\_FAULTS1 (FCh) (Page 0)

The MFR\_FAULTS1 command on Page 0 provides two bytes to return the fault type of the present power cycle. The fault bits are in latch mode. They can be cleared by the OPERATION command off/on, EN off/on, or by recycling the power of VDD33.



Command								MFR F	AULTS	 1							
Format								Jnsigne									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
Function	Х	Х		CS_I	FAULT_	_TRG											
Bits	Bit Na	ame			Desc	ription											
15:14	RESE	RVED			Unus	ed. X ir	ndicate	s that w	rites ar	e ignor	ed and	reads	are alv	vays 0.			
13	VTEN	/IP_FAI	ULT_TF	RG	1.25\ 1'b0:	/, this b no VTE	it indic EMP fa	ndicator ates tha ult It has o	at a fau	lt has b				P pin is	highe	r than	
12:10	CS_F	AULT_	_TRG		3'b00 3'b00 3'b01 3'b01 3'b10 3'b10	01: a C3 0: a C3 1: a C3 00: a C3 01: a C3 0: a C3	S fault	ors.  t is dete has bee has bee has bee has bee has bee has bee	n detec n detec n detec n detec n detec n detec	cted on cted on cted on cted on cted on	pin CS pin CS pin CS pin CS pin CS	62 63 64 65 66					
9	VIN_0	OV_FL	AG		1'b0:	OV fau no VIN a VIN_	_OV fa		ccurre	d							
8	VIN_U	JVLO_	FLAG		VIN_UVLO fault indicator.  1'b0: no VIN_UVLO fault  1'b1: a VIN_UVLO fault has occurred												
7	VCCI	O_FLA	.G		VCCIO fault indicator.  1'b0: no VCCIO fault  1'b1: a VCCIO fault has occurred												
6	OTP_	FLAG			1'b0:	no pow	er sta	empera ge over- erature	tempe	ature f					TEMP		
5	OVP_	_FLAG <sup>r</sup>	1		1'b0:	no VO	UT OV	fault ind fault ault has		red							
4	UVP_	_FLAG1	1		1'b0:	no VO	UT UV	fault ind fault ault has		red							
3	OCP_	_FLAG <sup>^</sup>	1		Rail 1'b0:	I OCP_	Total f	ault ind	cator.								
2	OVP_	_FLAG2	2		Rail 2 VOUT OVP fault indicator.  1'b0: no VOUT OV fault  1'b1: a VOUT OV fault has occurred												
1	UVP_	Rail 2 VOUT UVP fault indicator.  UVP_FLAG2  1'b0: no VOUT UV fault 1'b1: a VOUT UV fault has occurred															



		Rail 2 OCP_Total fault indicator.
0	OCP_FLAG2	1'b0: no OCP_Total fault 1'b1: an OCP_Total fault has occurred

#### MFR\_FAULTS2 (FDh) (Page 0)

The MFR\_FAULTS2 command provides two bytes to return the PWM fault type of the present power cycle. The fault bits are in latch mode. They can be cleared by the OPERATION command off/on, EN off/on, or by recycling the power of VDD33.

Command							N	/JFR_F	AULTS	2						
Format							Ĺ	Jnsigne	d binar	γ						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Р	WM1_	FAULT	S	F	PWM2_	FAULT	S	F	PWM3_	FAULT	S	F	PWM4_	FAULT	S
Bits	Bit Na	ame			Desc	ription										
15:12	PWM	1_FAU	LTS		4'b00 4'b00 4'b00 4'b01	000: no 001: VII 010: cur 00: ove	-	hort nit prote erature	ection protec		e 1.					
11:8	PWM	2_FAU	LTS		Intelli-Phase fault type indication of phase 2.  4'b0000: no fault  4'b0001: VIN-SW short  4'b0010: current-limit protection  4'b0100: over-temperature protection  4'b1000: SW-PGND short protection											
7:4	PWM	3_FAU	LTS		4'b00 4'b00 4'b00 4'b01	000: no 001: VII 010: cur 00: ove	•	hort nit prote erature	ection protec		e 3.					
3:0	intelli-Phase fault type indication of pha 4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: curren- limit protection 4'b0100: over-temperature protection 4'b1000: SW-GND short protection										e 4.					

#### MFR\_FAULTS3 (FEh) (Page 0)

The MFR\_FAULTS3 command provides two bytes to return the PWM fault type of the present power cycle. The fault bits are in latch mode. They can be cleared by the OPERATION command off/on, EN off/on, or by recycling the power of VDD33.

Command		MFR_FAULTS3														
Format		Unsigned binary														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	F	PWM5 FAULTS PWM6 FAULTS Reserved PWM7 FAULTS														



## MP2965 - DUAL-LOOP, DIGITAL, PWM CONTROLLER FOR VR13.HC/AVSBUS

Bits	Bit Name	Description
15:12	PWM5_FAULTS	Intelli-Phase fault type indication of phase 5.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection
11:8	PWM6_FAULTS	Intelli-Phase fault type indication of phase 6.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection
7:4	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
3:0	PWM7_FAULTS	Intelli-Phase fault type indication of phase 7.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection

## CLEAR\_EEPROM\_FAULTS (FFh) (Page 0)

This command is used to clear the EEPROM fault. This command is write only. There is no data byte for this command.



## **PAGE 1 REGISTER MAP**

**PAGE (00h)** (Page 1)

The PAGE command provides the ability to configure, control, and monitor all registers, including test mode and the EEPROM, through only one physical address.

Command		PAGE										
Format		Unsigned binary										
Bit	7	6	5	5 4 3 2 1 0								
Access	r/w	r/w	r/w	r/w r/w r/w r/w r/w								
Function	Х	Х		PAGE								

Bits	Bit Name	Description						
7:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.						
		Registers page selector.						
5:0	PAGE	0x00: Page 0, all PMBus commands address operating registers on Page 0 0x01: Page 1, all PMBus commands address operating registers on Page 1 0x02: Page 2, all PMBus commands address the test mode registers 0x28: Page 28, all PMBus commands address the EEPROM registers (00h~FFh) 0x29: Page 29, all PMBus commands address the EEPROM registers (100h~1FFh) Others: ineffective						
		Note: MFR_EEPROM_CTRL (06h) bit[2] (EE_WORD_WR_EN) determines if Page 28/29 is accessible or not.						
		EE_WORD_WR_EN = 0: Page 28/29 is not accessible EE_WORD_WR_EN = 1: Page 28/29 is accessible						

## OPERATION (01h) (Page 1)

The OPERATION command on Page 1 is used to turn the Rail 2 output on/off in conjunction with the input from EN2. It also provides two bits to set the output voltage to follow PMBus VOUT\_COMMAND (21h), remain at a MARGIN high/low level, or follow the AVSBus interface. It also provides one bit to enable VOUT\_COMMAND (21h), even in AVSBus override.

Command	OPERATION										
Format		Unsigned binary									
Bit	7	7 6 5 4 3 2 1 0									
Access	r/w r/w r/w r/w r/w r/w r/w										
Function		X X X									

Bits	Bit Name	Description					
		Operation mode.					
7:6	OPERATION_MODE	2'b00: Hi-Z off 2'b01: soft off 2'b1x: on					
		Selects the VID override mode between PMBus and AVSBus mode					
5:4	AVSBUS_EN	2'b00: PMBus override mode, V <sub>OUT</sub> is determined by VOUT_COMMAND 2'b01: PMBus margin low 2'b10: PMBus margin high 2'b11: AVSBus override mode					
3:2, 0	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.					
		Enables VOUT_COMMAND (21h) to control the VID at AVSBus mode.					
1	AVS_PMBUS_CTRL	1'b0: PMBus command VOUT_COMMAND (21h) will not change the VID value 1'b1: VID can be changed by the PMBus command VOUT_COMMAND					



#### CLEAR\_FAULTS (03h) (Page 1)

The CLEAR\_FAULTS command is used to clear any fault bit in all statuses and fault registers: STATUS\_BYTE (78h), STATUS\_WORD (79h), STATUS\_VOUT (7Ah), STATUS\_IOUT (7Bh), STATUS\_INPUT (7Ch), STATUS\_TEMPERATURE (7Dh), and STATUS\_CML (7Eh).

This command is write only. There is no data byte for this command.

#### MFR\_LINE\_FLOAT\_EN (04h) (Page 1)

The MFR\_LINE\_FLOAD\_EN command on Page 1 provides two bits to enable line-float protection on both Rail 1 and Rail 2.

Command		MFR_LINE_FLOAT_EN										
Format		Unsigned binary										
Bit	7	7 6 5 4 3 2 1 0										
Access	r/w	r/w r/w r/w r/w r/w r/w										
Function	Х	х	Х	Х	Х	х						

Bits	Bit Name	Description
7:2	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
1		Enables VOSEN line-float detection and protection.
	VOSEN_FLOAT_EN	1'b0: disable 1'b1: enable VOSEN line-float detection and protection
		Enables VORTN line-float detection and protection.
0	VORTN_FLOAT_EN	1'b0: disable 1'b1: enable VORTN line-float detection and protection

#### BIOS UPDATE (05h) (Page 1)

The BIOS\_UPDATE command is used to update the phase number and MFR\_FS (ECh) value while the VR is outputting power. When the bios updates, the VR is commanded to calculate the on time with Equation (1) immediately.

This command is write only. There is no data byte for this command.

#### MFR\_VR\_CONFIG2 (09h) (Page 1)

The MFR\_VR\_CONFIG2 command on Page 1 sets the Rail 2 VBOOT-related options, PVID and PMBus override mode, and Hi-Z shutdown voltage level. The Hi-Z shutdown voltage level is effective only when VID slews down to 0V. VID slewing down to 0 may be caused by a soft off or DVID to 0V. Once the VID-DAC output is lower than the Hi-Z shutdown voltage level, the PWM enters tri-state. The output voltage is discharged by the load current naturally (see Figure 27).

Command		MFR_VR_CONFIG2														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х				VID_SHUT_DOWN								

Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



		Selects the boot-up voltage from the register or pin. Sets the PMBus boot-up voltage options.						
11	BOOT_MODE_SEL	1'b0: PMBus VBOOT is from register MFR_VBOOT (E5h) 1'b1: PMBus VBOOT is from the pin. BOOT is assigned by bit[13] in this command.						
		Enables Rail 1 PVID mode.						
10	PVID_EN	1'b0: disable PVID mode 1'b1: enable PVID mode						
		Enables PMBus override mode.						
9	PMBUS_EN	1'b0: disable PMBus override mode 1'b1: enable PMBus override mode						
8:0	VID_SHUT_DOWN	VID threshold at which all PWMs go into tri-state when VID slews to 0V. This bit is in direct format with VID resolution. 1 VID step/LSB.						

#### MFR\_VID\_SLEW\_SLOW (0Dh) (Page 1)

THE MFR\_VID\_SLEW\_SLOW COMMAND ON Page 1 SELECTS THE Rail 2 VID TRANSITION SLOW SLEW RATE. This command is proportional with the VID FAST SLEW RATE, WHICH IS SET WITH COMMAND MFR\_VID\_SLEW\_FAST (0EH). THE VID SLOW SLEW RATE DEFINES THE VID SLEW RATE during BOOT\_UP, OPERATION COMMAND SOFT\_OFF, AND SVID INTERFACE SET VID SLOW COMMAND.

Command				MFR_VID_S	LEW_SLOW								
Format				Unsigne	d binary								
Bit	7	6	5	5 4 3 2 1 0									
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w					
Function	х	Х				SLEW_S	LOW_SR						
Bit s	Bit Name		Description										
7:4	RESERVED		Unused. X in	ndicates that w	rites are igno	red and reads	are always 0.						
3:0	SLEW_SLO	Unused. X indicates that writes are ignored and reads are always 0.  4'b1xxx: SLEW_SLOW_SR = FAST_SR/16  4'b01xx: SLEW_SLOW_SR = FAST_SR/8  4'b001x and 4'b0000: SLEW_SLOW_SR = FAST_SR/4  4'b0001: SLEW_SLOW_SR = FAST_SR/2  Where FAST_SR is the VID fast slew rate defined MFR VID SLEW_FAST (0Eh) bit[5:0]. The value of "x" does not material to the properties of the properti											

#### MFR\_VID\_SLEW\_FAST (0Eh) (Page 1)

The MFR\_VID\_SLEW\_FAST command on Page 1 sets the VID fast slew rate and extra VID steps when VID is ramping up. The fast slew rate defines the VID slew rate at the SVID interface, Set VID Fast command, and EN soft-off slew rate.

Command		MFR_VID_SLEW_FAST														
Format		Direct														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



7:6	VID_PLUS_STEP	Sets the count of extra VID steps when DVID is up. The extra VID steps are used to compensate for the droop voltage caused by charging output capacitor during DVID up. This bit is effective only after the boot-up voltage is settled. 1 VID step/LSB.
		Sets the VID fast slew rate by setting the time interval of each VID step. It is in direct format. 50ns/LSB.
		The slew rate can be calculated with the equation below:
5:0	SLEW_FAST_CNT	$FAST\_SR(mV/\mu s) = \frac{VID\_STEP(mV)}{SLEW\_FAST\_CNT \times 0.05(\mu s)}$
		Where VID_STEP is in 5mV or 10mV. It is determined by bit[8] of MFR_VR_CONFIG (E4h).

#### STORE\_USER\_ALL (15h) (Page 1)

The STORE\_USER\_ALL command instructs the PMBus device to copy the Page 0 and Page 1 contents of the operating memory to the matching locations in the EEPROM. During the copying process, the device calculates the CRC for all saved bits and saves the CRC result into the EEPROM. The CRC codes is used to check if the data is valid or not at the next power-up or restore.

This command is write only. There is no data byte for this command.

#### RESTORE\_USER\_ALL (16h) (Page 1)

The RESTORE\_USER\_ALL command instructs the PMBus device to copy the Page 0 and Page 1 contents from the EEPROM and overwrite the matching locations in the operating memory. In this process, the device calculates the CRC for all restored bits. If the calculated CRC is not matching with the CRC value saved in the EEPROM, the device reports the CRC error via bit[4] of register STATUS\_CML (7Eh). The CRC error protection can be enabled by bit[0] of MFR\_EEPROM\_CTRL (1Dh).

After the power-on reset (POR), the device triggers the memory copy operation from the EEPROM. This process is the same as the operating RESTORE USER ALL command.

It is *not* permitted to send the RESTORE\_USER\_ALL command while the device is outputting power; otherwise, the command will be ignored.

This command is write only. There is no data byte for this command.

#### MFR\_PWM\_TIME\_LIMIT (1Eh) (Page 1)

This MFR\_PWM\_TIME\_LIMIT command on Page 1 sets the PWM minimum on-time and minimum off-time for Rail 2.

Command		MFR_PWM_TIME_LIMIT														
Format		Unsigned binary														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	X X X X TON_LIMIT_TO_VCAL MIN_ON_TIME MIN_OFF_TIME														

Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
11:8	TON_LIMIT_TO_VCAL	The DC loop is held if the PWM period meets the condition set in MFR_DC_LOOP_CTRL (CBh) bit[13:7]. However, if the PWM on time calculated with Equation (1) is less than the time set by TON_LIMIT_TO_VCAL, the DC loop is always in regulation, so TON_LIMIT_TO_VCAL is used to set the on-time threshold that holds the DC loop calibration. 5ns/LSB.





7:5	MIN_ON_TIME	Sets the PWM minimum on-time. 5ns/LSB.
		Sets PWM minimum off-time with 15ns offset. 20ns/LSB.
4:0	MIN_OFF_TIME	The minimum off-time of Rail 1 can be calculated with:
		$PWM\_MIN\_OFF\_TIME(ns) = MIN\_OFF\_TIME \times 50(ns) + 15(ns)$

#### MFR\_VR\_CONFIG4 (1Fh) (Page 1)

The MFR\_VR\_CONFIG4 command on Page 1 sets some basic configurations for Rail 2.

Command							MF	R_VR_	CONFI	MFR_VR_CONFIG4												
Format		Unsigned binary																				
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																				
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w						
Function	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х										

Bits	Bit Name	Description
15:4	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables the IMON analog filter internal IC.
3	IOUT_DGTL_FLT_EN	1'b0: no IMON analog filter 1'b1: IMON analog filter is enabled
	OVP/OCP PHASE/	Enables V <sub>OUT</sub> OVP/OCP_Phase/COMP DAC debug mode. Once in enable debug mode, the OVP threshold, OCP_Phase limit, and VCOMP DAC input can be set with specific registers. The associated register setting on Page 1 is not effective anymore. This bit is for ATE trimming.
2	COMP_DAC_DBG	1'b0: normal mode 1'b1: enable V <sub>OUT</sub> OVP/OCP_Phase/COMP DAC debug mode. The OCP_Phase limit is directly from register F0h bit[7:0] on Page 1 with 10mV/LSB. The V <sub>OUT</sub> OV threshold is directly from register 24h bit[8:0] on Page 1 with 10mV/LSB. V <sub>COMP</sub> is directly from register 6Ch bit[7:0] on Page 2 with 1.37mV/LSB.
1:0	DECAY_LENGTH	Sets the maximum time of each VID step in decay mode. It is used to set the minimum decay slew rate. VID is forced to ramp down one VID step once the present VID step is longer than the time set by DECAY_LENGTH. 100ns/LSB.

## VOUT\_COMMAND (21h) (Page 1)

The VOUT\_COMMAND command on Page 1 set the reference voltage VID at PMBus override mode and over-clocking2 mode at AVSBus and SVID override mode. This register is used to set the output voltage on-the-fly for PMBus VID override mode on Rail 2.

Command		VOUT_COMMAND														
Format		VID														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	X X X X X X X VOUT_COMMAND														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_COMMAND	Sets the reference voltage VID at PMBus override mode. It is in VID format with 5mV or 10mV per step. The VID resolution is determined by bit[8] of MFR_VR_CONFIG (E4h). 1 VID step/LSB.

## VOUT\_TRIM (22h) (Page 1)



The VOUT\_TRIM command on Page 1 instructs the device to fine-tune the Rail 2 output voltage with 0.7mV/LSB. The VOUT\_TRIM is added to the remote sense amplifier output to change the final output voltage. Note that the output PMBus reported value in READ\_VOUT (8Bh) is not affected by VOUT TRIM. VOUT TRIM can be used to fine-tune the output voltage.

Command		VOUT_TRIM														
Format							Direct	, two's	comple	ement						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	Х	Х	Х			VC	OUT_TF	RIM		
Bits	Bit Na	ame			Desc	ription										
15:7	RESE	ERVED			Unus	ed. X ir	ndicates	that w	rites ar	e ignor	ed and	l reads	are alw	ays 0.		
					resolu bit[11 0.5m	ution is ]). V/LSB <sup>v</sup>		d with	the Vit gain				comple VOUT_			
					The t	able be	low sho	ows the	binary	data a	nd real	-world	value.			
6:0	VOU	T_TRIM	1		\	OUT_	TRIM	VI	DIFF U	nit Gair	ı V	IDFF H	lalf Gai	n		
					7	"b 000	0000		0			(	)			
					7	"b 000	0001		+0.51	ηV		+0.8	BmV			
					7	"b 011	1111		+31.5	mV		+50.	4mV			
						"b 100			-32n			-51.2				
						"b 100			-31.5	mV		-50.4	4mV			
					7	"b 111	1111		-0.5r	nV		-0.8	mV			

#### VOUT\_OFFSET (23h) (Page 1)

The VOUT\_OFFSET command on Page 1 instructs the device to add an offset over the VID from the SVID, AVSBus, or PMBus interface and affects the final reference voltage at over-clocking1 mode. The data is in direct format. It is also referred to as over-clocking tracking mode.

Command							\	OUT 0	) C C C C	т						
Command		VOUT_OFFSET														
Format		Direct, two's complement														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Adds an offset over the VID from the SVID, AVSBus, or PMBus interface and affects the final reference voltage.
		This value is in direct and two's complement format. Bit[7] is the sign bit. The values listed below shows the binary data and real-world value.
7:0	VOUT_OFFSET	8'b 0000 0000: 0 8'b 0000 0001: +1 8'b 0111 1111: +127 8'b 1000 0000: -128 8'b 1000 0001: -127 8'b 1111 1111: -1
		The values above are in direct format with 1 VID step/LSB.



# VOUT\_MAX (24h) (Page 1)

The VOUT\_MAX command on Page 1 sets the maximum reference voltage of the Rail 2 VID-DAC to set the maximum output voltage. It also sets the secondary over-voltage protection (referred to as OVP1). When  $V_{OUT} > VOUT_MAX + 400mV$ , the VR is shut down immediately.

Command								VOUT	_MAX							
Format		VID														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_MAX	Sets the maximum reference voltage of the VID-DAC in VID format. 1 VID step/LSB.

## VOUT\_TRANSITION\_RATE (27h) (Page 1)

The VOUT\_TRANSITION\_RATE command on Page 1 sets the Rail 2 dynamic VID transition slew rate at PMBus and PVID VID override mode and sets the AVSBus initial DVID slow rate. This command is only effective after the soft start-up ends.

Command						'	VOUT_	TRANS	SITION	_RATE						,
Format		Direct														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X X VOUT_TRANS_CNT															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the Rail 2 dynamic VID transition slew rate at AVSBus and PMBus VID override mode. 100ns/LSB.
		The PMBus and PVID DVID slew rate can be calculated with:
		$DVID\_SR(mV/\mu s) = \frac{VID\_STEP(mV)}{VOUT\_TRANS\_CNT \times 0.1(\mu s)}$
8:0	VOUT_TRANS_CNT	The AVSBus initial DVID slew rate and also the maximum DVID slew rate that the VR can handle can be calculated with:
		$DVID\_SR\_INI(mV/\mu s) = \frac{10(mV)}{VOUT\_TRANS\_CNT \times 0.1(\mu s)}$
		Where VID_STEP is 5mV or 10mV (determined by bit[8] of MFR_VR_CONFIG (E4h)), and VOUT_TRANS_CNT is the decimal value defined in VOUT_TRANSITION_RATE (27h).

#### VOUT\_SENSE\_SET (29h) (Page 1)

The VOUT\_SENSE\_SET command on Page 1 sets the  $V_{\text{OUT}}$  sense-related options. This command is for Rail 2 only.

Command							VO	UT_SE	NSE_S	ET						
Format		Unsigned binary														
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	VOLIT SCALE														

© 2019 MPS. All Rights Reserved.



Bits	Bit Name	Description
15:13	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the sensing point of V <sub>OUT</sub> DC loop calibration.
12	DC_LOOP_SNS_SEL	1'b0: VFB pin 1'b1: VDIFF pin
		Selects the gain of the remote sense amplifier.
11	VDIFF_GAIN_SEL	1'b0: unity gain. The resolution of the DC loop is 1.56mV. 1'b1: half gain. The resolution of the DC loop is 3.13mV.
		ADC sensing gain selector of VDIFF and VFB.
10:9	VDIFF_VFB_ADC_GAIN	2'b00: half gain 2'b01: unity gain 2'b10 and 2'b11: three-quarter gain
		Set the ADC sense gain to 2'b01 when the remote sense amplifier gain is set to half gain, or the device works erroneously.
8:0	VOUT_SCALE	Sets the Rail 1 VREF-to-VOUT dividing ratio when an external resistor divider is used. VREF ranges from 0.25 - 2V. Equation (15) shows the calculation of VOUT_SCALE.

#### VOUT\_MIN (2Bh) (Page 1)

The VOUT\_MIN command on Page 1 instructs the device to limit the minimum output voltage of Rail 2. When the output voltage decoded from the SVID, AVSBus, and PMBus interface is lower than what is set by VOUT\_MIN (2Bh), the output voltage is clamped to VOUT\_MIN.

When an external resistor divider is applied on VOSEN, the minimum output voltage is clamped to  $VOUT\_MIN/K_R$ .  $K_R$  is the dividing ratio of the divider.

Command								VOUT_MIN													
Format		VID																			
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w					
Function	Х																				

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_MIN	Sets the minimal VID of Rail 2. Any VID lower than this value is clamped to VOUT_MIN. This bit is in VID format with 5mV or 10mV per LSB determined by MFR_VR_CONFIG (E4h) bit[8].

#### MFR\_SLOPE\_ADV\_CTRL (2Ch) (Page 1)

The MFR\_SLOPE\_ADV\_CTRL command on Page 1 programs the slope compensation-related options for Rail 2.

Command							MFR_	SLOPE	_ADV_	CTRL						
Format							L	Insigne	d binar	у						
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															



Bits	Bit Name	Description
15:12, 2	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables initial slope compensation before soft start.
11	SLOPE_INI_EN	1'b0: disable initial slope compensation 1'b1: enable initial slope compensation
		Sets the current source value for initial slope compensation. The slope voltage can be calculated with the equation below:
10:5	SLOPE_INI_ISOURCE	$V_{SLOPE\_INI}(mV) = 0.845 \times SLOPE\_INI\_ISOURCE$
		Design the initial slope voltage to be 1.5~2 times of the full-phase nominal slope voltage. Refer to Equation (17) to calculate the full-phase slope voltage.
		Selects the slope compensation resetting time.
4	SLOPE_RST_SEL	1'b0: slope compensation is reset during SLOPE_RST_TIME defined with PMBus command MFR_BLANK_TIME (CEh) bit[11:6] 1'b1: slope compensation is reset when PWM is high
		Selects DC or AD droop injection.
3	AC_DC_DROOP_SEL	1'b0: select DC droop injection 1'b1: select AC droop injection
		Sets the PWM behavior at DVID up.
1	DVIDUP_PRE- BIAS_MODE	1'b0: pre-bias mode, all PWM signals enter HiZ-to-Hi individually 1'b1: PWM1 HiZ-to-Hi, other PWMs pull low first and pull high when the individual set signal comes.
0	DCM_EXIT_SLOPE_ CTRL	Resets the slope compensation counter when the VR exits DCM. After the counter is reset, the slope compensation starts and follows the slew rate definition of the activated power state.
	OTTLE	1'b0: reset slope compensation counter when DCM is exited 1'b1: does not reset slope compensation counter when DCM is exited

## MFR\_VR\_PROTECT\_SET (2Eh) (Page 1)

The MFR\_VR\_PROTECT\_SET command on Page 1 sets some protection-related options of the MP2965.

Command				MFR_VR_PROTECT_SET													
Format		Unsigned binary															
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Х	Х	Х	Х	Х	Х	Х	Х									

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the V <sub>IN</sub> OVP.
7	VIN_OVP_MODE	1'b0: auto-retry mode 1'b1: latch-off mode
6	PWM_FLT_DTCT_EN	Enables Intelli-Phase fault type detection with the PWM pin. This bit is only effective when the Intelli-Phase supports fault type reporting at PWM. This bit is active for Rail 2 only.
		1'b1: enable PWM fault type detection 1'b0: disable PWM fault type detection



		Enables VR shutdown when a CS fault is detected on Rail 2.
5	CS_FLT_EN	1'b0: CS fault does not shut down Rail 2 1'b1: CS fault shuts down Rail 2
		Enables VTEMP fault to shut down Rail 2.
4	VTEMP_FLT_EN	1'b0: VTEMP fault does not shut down Rail 2 1'b1: VTEMP fault shuts down Rail 2
3:1	OVP1_DIS	3'b011: disable output OVP1 Others: enable output OVP1
		Sets over-temperature protection mode.
0	OTP_MODE	1'b0: auto-retry mode 1'b1: latch mode

#### IOUT\_CAL\_GAIN\_PMBUS (38h) (Page 1)

The IOUT\_CAL\_GAIN\_PMBUS command on Page 1 sets the gain for Rail 2 output current PMBus reporting. The MP2965 senses the output current by sensing the voltage on IMON. The reported output current is returned with the PMBus command READ\_IOUT (8Ch, Page 1).

Command		IOUT_CAL_GAIN_PMBUS													
Format		Linear, two's complement													
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r													
Function	EXPONENT					MANTISSA									

Bits	Bit Name	Description
		This value is in two's complement format.
15:11	EXPONENT	5'b10001: exponent = -15 5'b10010: exponent = -14
		5'b10011: exponent = -13 Others: invalid
		Calculate the mantissa with the equation below:
		$MANTISSA = \frac{R_{IMON} \times K_{CS}}{16000} \times 2^{EXPONENT}$
10:0	MANTISSA	Where $R_{IMON}$ is the resistor connected from IMON to ground (in $\Omega$ ), and $K_{CS}$ is the current sense gain of the Intelli-Phase (in A/A).
		At high currents, start the design with exponent = -13. When $R_{\text{IMON}}$ is too large for a mantissa < 2048 at low-current applications, decrease the exponent from -13 to -15 gradually.

## IOUT\_CAL\_OFFSET\_PMBUS (39h) (Page 1)

The IOUT\_CAL\_OFFSET\_PMBUS command on Page 1 sets the offset for Rail 1 output current PMBus reporting. The reported output current is returned with PMBus command READ\_IOUT (8Ch, Page 1).

Command		IOUT_CAL_OFFSET_PMBUS														
Format		Linear, two's complement														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r	r r r r r/w r/w r/w r/w r/w r/w r/w r/w														
Function	EXPONENT X X X X MANTISSA															



Bits	Bit Name	Description								
		Exponent for the linear format. This bit is in two's complement format. The value is fixed to:								
15:11	EXPONENT	Binary: 11110 Decimal: -2 Real-world value: 0.25A								
10:7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.								
		The final current report offset can be calculated with:								
		IOUT_REPORT_OFFSET = MANTISSA × 2 <sup>EXPONENT</sup>								
6:0	MANTISSA	Where EXPONENT is always -2, the IOUT_REPORT_OFFSET is set with 0.25A/LSB, and MANTISSA is in two's complement format. Bit[6] is the sign bit. The mantissa list below shows the binary data and real-world $I_{OUT}$ report offset value:								
		7'b 000 0000: 0 7'b 000 0001: 0.25A 7'b 011 1111: 15.75A 7'b 100 0000: -16A 7'b 100 0001: -15.75A 7'b 111 1111: -0.25A								

## VOUT\_UV\_WARN\_LIMIT (43h) (Page 1)

The VOUT\_UV\_WARN\_LIMIT command on Page 1 sets the Rail 2  $V_{OUT}$  UV warning threshold. The device sets bit[15] of STATUS\_WORD (79h) and bit[5] of register STATUS\_VOUT (7Ah) and asserts ALT\_P# once a VOUT UV warning occurs.

Command							VOUT	_UV_V	VARN_	LIMIT						
Format		VID Format														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	X X X X X X X VOUT_UV_WARN_LIMIT															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	VOUT_UV_WARN_ LIMIT	Sets the VOUT UV warning threshold. This bit is in VID format with 5mV or 10mV/LSB.

## MFR\_VR\_CONFIG3 (44h) (Page 1)

The MFR\_VR\_CONFIG3 command on Page 1 provides two bytes to program some basic functions for Rail 2.

Command		MFR_VR_CONFIG3														
Format		Direct														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	Х															

Bits	Bit Name	Description
15:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.



		Selects the EN power-off mode and soft-off slew rate.
5:4	EN_OFF_MODE_SEL	2'b00: Hi-Z off 2'b01: soft-off with SVID mode slow DVID slew rate 2'b10: soft-off with SVID mode fast DVID slew rate 2'b11: soft-off with PMBus mode DVID slew rate
3	ON/OFF_DLY_CLK_SEL	Selects the clock frequency for the Rail 1 turn-on delay and turn-off delay counter. The counter is set with the PMBus command TON_DELAY (60h, Page 1) and TOFF_DELAY (64h, Page 1). Refer to TON_DELAY (60h) on page 127 and TOFF_DELAY (64h) on page 128 for more information.
		1'b0: 50kHz 1'b1: 20kHz
		$V_{\text{OUT}}$ OVP/UVP thresholds selection bits. The threshold is related with the remote sense amplifier gain set by register VOUT_SENSE_SET (29h) bit[11].
		With remote sense amplifier unit gain:
2:0	OV/UV_VTH_SEL	3'b100: OVP threshold = VREF + 300mV, UVP threshold = VREF - 300mV 3'b010: OVP threshold = VREF + 220mV, UVP threshold = VREF - 220mV 3'b001: OVP threshold = VREF + 140mV, UVP threshold = VREF - 140mV
		With remote sense amplifier half gain:
		3'b100: OVP threshold = VREF + 600mV, UVP threshold = VREF - 600mV 3'b010: OVP threshold = VREF + 440mV, UVP threshold = VREF - 440mV 3'b001: OVP threshold = VREF + 280mV, UVP threshold = VREF - 280mV Others: invalid

## MFR\_APS\_FS\_CTRL (45h) (Page 1)

The MFR\_APS\_FS\_CTRL command on Page 1 sets the threshold of the time interval between the consecutive phases' PWM rising edges to detect a fast load increase. This register is also used to enable the exit-phase-shedding strategy by detecting the PWM frequency.

Command		MFR_APS_FS_CTRL														
Format		Unsigned binary														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х												

Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
11	FS_EXIT_APS_EN_1P	Enables the exit-phase-shedding according to the PWM1 off time. The time threshold is set by register MFR_FS_LIMIT_12P (46h) bit[7:0]. The PWM minimum off time is excluded (see Figure 31a).
		1'b0: disable PWM1 off time detection to exit APS 1'b1: enable PWM1 off time detection to exit APS
10	FS_EXIT_APS_EN_NP	Enable exit-phase-shedding according to multi-phase PWM interval time between consecutive phases. The time threshold is set by register 46h, 47h, 48h, and 49h. The PWM blanking time is excluded (see Figure 31b).
		1'b0: disable multi-phase PWM interval time detection to exit APS 1'b1: enable multi-phase PWM interval time detection to exit APS
9:7	FS_EXIT_APS_CNT_1P	Sets the continuous count of the PWM1 off-time condition to exit phase shedding. Once the PWM off time conditions meets the counting threshold, the controller exits APS immediately.
6:3	RETURN_APS_DELAY	Sets the minimum full-phase running time after exiting APS. 20µs/LSB.

125



2:0	FS_EXIT_APS_CNT_NP	Sets the continuous count of the multi-phase PWM interval time to exit phase shedding. Once the PWMs interval condition meets the counting threshold, the controller exits APS immediately.
-----	--------------------	---

## IOUT\_OC\_WARN\_LIMIT (4Ah) (Page 1)

The IOUT\_OC\_WAIN\_LIMIT command on Page 1 sets the Rail 2 IouT over-current warning threshold.

Command		IOUT_OC_WARN_LIMIT														
Format							L	Insigne	d binar	y						
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r														
Function	Х	X X X X X X X IOUT_OC_WARN_LIMIT														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the I <sub>OUT</sub> OC warning threshold in direct format. 1A/LSB.
8:0	IOUT_OC_WARN_LIMIT	If the sensed output current is greater than IOUT_OC_WARN_LIMIT, bit[14] of register STATUS_WORD (79h) and bit[5] of register STATUS_IOUT (7Bh) are set. PWR_IN_ALT# is asserted if MFR_VR_CONFIG3 (44h, Page 1) bit[9] = 1.

## MFR\_IMON\_DGTL\_GAIN (4Dh) (Page 1)

The MFR\_IMON\_DGTL\_GAIN command on Page 1 sets the digital calculating gain for Rail 2  $I_{OUT}$  reporting.

This register sets a digital gain used to fine-tune the IMON sense value for the output current report on Rail 1

Command		MFR_IMON_DGTL_GAIN														
Format							l	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	х	х	х	х	IMON DGTL GAIN										

Bits	Bit Name	Description
15:11	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the digital calculating gain for $I_{\text{OUT}}$ reporting. The gain is multiplied to the IMON ADC sensed values and forms the final IMON digital sense value. The IMON digital sense value is used for output current reporting.
		The final IMON sensed value can be calculated with the following equation:
10:0	IMON_DGTL_GAIN	$IMON\_SNS\_FNL = 1023 \times \frac{I_{OUT} \times K_{CS} \times R_{IMON}}{1.6 \times 16} \times \frac{IMON\_DGTL\_GAIN}{1024}$
		Where $I_{OUT}$ is the output current (in A), $K_{CS}$ is the Intelli-Phase current sense gain (in A/A), $R_{IMON}$ is the IMON resistor (in $\Omega$ ), and IMON_DGTL_GAIN is the decimal value.

#### MFR\_IDROOP\_CTRL (4Eh) (Page 1)

The MFR\_IDROOP\_CTRL command on Page 1 is used to program the DC load line and AC droop current.



Command		MFR_IDROOP_CTRL														
Format							l	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w														
Function	х	Х	х	Х	х	х	х						I	DROOF	GAIN	1

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:6	INT_DROOP_SEL	Selects the Rail 2 internal droop resistor. $3'b000$ : open $3'b001$ : $2k\Omega$ $3'b010$ : $200\Omega$ $3'b111$ : short Others: not allowed
5:4	IDROOP_TRIM_SEL	The MP2965 provides 16 types of gain selection from Ics_SUM to IDROOP, which is controlled by IDROOP_SET (i.e.: MFR_IDROOP_CTRL (4Eh) bit[3:0]). The device also provides four ATE trimming results to trim the gain and offset of IDROOP/Ics_SUM to get a precise load-line value. Each of the four types of gain share the same ATE trimming registers.  2'b00: select ATE trim 1 for IDROOP gain from 0, 5/64 ~ 7/64 2'b01: select ATE trim 2 for IDROOP gain from 8/64 ~ 11/64 2'b10: select ATE trim 3 for IDROOP gain from 12/64 ~ 15/64 2'b11: select ATE trim 4 for IDROOP gain from 16/64 ~ 19/64
3:0	IDROOP_GAIN	Sets the gain of IDROOP/ICS_SUM. The equation below shows the value of IDROOP_GAIN and the IDROOP current. $I_{DROOP} = \begin{cases} 0 & IDROOP\_GAIN = 0 \\ \frac{IDROOP\_GAIN + 4}{64} \times I_{CS\_SUM} & IDROOP\_GAIN \neq 0 \end{cases}$ Where ICS_SUM is the current sinking into the CS_SUM pin (in A).

## MFR\_PGOOD\_SET (5Dh) (Page 1)

The MFR\_PGOOD\_SET command on Page 1 instructs the device when to assert VRRDY2 by setting the VRRDY2 action mode and VRRDY2 signal assertion delay time. The VRRDY assertion delay time is only effective in VRRDY non-Intel mode.

Command		MFR_PGOOD_SET														
Format							L	Insigne	d binar	у						
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function	Х	X X X X X X PGOOD_DELAY														

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the VRRDY action mode.
8	PGOOD_MODE	1'b0: Intel mode. VRRDY asserts once VID reaches VBOOT. 1'b1: non-Intel mode. VRRDY asserts when the condition set by the PMBus command POWER_GOOD_ON (5Eh) is met and the VRRDY delay time ends.
7:0	PGOOD_DELAY	Sets the VRRDY assertion delay time. This bit is only effective when VRRDY mode is set to non-Intel mode. 1µs/LSB.

© 2019 MPS. All Rights Reserved.



## POWER\_GOOD\_ON (5Eh) (Page 1)

This POWER\_GOOD\_ON command on Page 1 sets the output voltage threshold at which the VRRDY2 signal asserts. This command is only effective in VRRDY non-Intel mode.

Command		POWER_GOOD_ON														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	X X X X X X POWER_GOOD_ON															

Bits	Bit Name	Description						
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.						
8:0	POWER_GOOD_ON	Sets the output voltage threshold at which VRRDY signal asserts. This bit is in a direct format with VID resolution. This bit is only effective when MFR_PGOOD_SET (5Dh) bit[8] = 1. 1 VID step/LSB.						

## POWER\_GOOD\_OFF (5Fh) (Page 1)

The POWER\_GOOD\_OFF command on Page 1 sets the output voltage threshold at which the VRRDY2 signal de-asserts. This command is only effective in VRRDY non-Intel mode.

Command							POV	VER_G	OOD_	OFF						
Format			Direct													
Bit	15	14	13													
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	POWER_GOOD_OFF	Sets the output voltage threshold at which the VRRDY signal de-asserts. This bit is in a direct format with VID resolution. This bit is only effective when MFR_PGOOD_SET (5Dh) bit[8] = 1. 1 VID step/LSB.

## TON\_DELAY (60h) (Page 1)

This TON\_DELAY commands on Page 1 sets the delay time from when system initialization ends to when Rail 2 VREF2 starts to boot up.

Command								TON_[	DELAY							
Format							L	Insigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		TON_DELAY														
Bits	Bit Na	Bit Name Description														
15:0	TON_	_DELA	Y		up. T (44h) 20µs/	he reso bit[3] ( LSB (C	ay time olution ON/OF ON/OFF	is dete F_DLY _DLY_	rmined _CLK_: _CLK_S	by the SEL). SEL = 0	PMBu					

#### TOFF\_DELAY (64h) (Page 1)



This TOFF\_DELAY command on Page 1 sets the delay time from EN goes low to when VREF starts to soft-shutdown on Rail 2. This command is only effective at EN soft off.

Command		TOFF_DELAY														
Format							ι	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		TOFF DELAY														

Bits	Bit Name	Description
15:0	TOFF_DELAY	Sets the delay time from when EN goes low to when VREF enters soft-shutdown. The resolution is determined by the PMBus command MFR_VR_CONFIG3 (44h) bit[3] (ON/OFF_DLY_CLK_SEL).
		20μs/LSB (ON/OFF_DLY_CLK_SEL = 0) 50μs/LSB (ON/OFF_DLY_CLK_SEL = 1)

#### POUT\_OP\_WARN\_LIMIT (6Ah) (Page 1)

This POUT\_OP\_WARN\_LIMIT command on Page 1 sets the Rail 2 Pout warning limit.

Command							POUT	_OP_V	VARN_	LIMIT						
Format		Unsigned binary														
Bit	15	14														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х		POUT_OP_WARN_LIMIT								

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	POUT_OP_WARN_ LIMIT	Sets the output over-power warning threshold. If the sensed output power is higher than this threshold, bit[0] of STATUS_IOUT (7Bh) is set. 1W/LSB.

#### **READ\_CS67 (75h)** (Page 1)

The READ\_CS67 command on Page 1 returns the ADC-sensed voltage on CS6 and CS7 pins in a direct format when they are assigned to Rail 2.

Command								READ	_CS67							
Format							L	Insigne	d binar	y						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r														
Function		READ_CS6 READ_CS7														
Bits	Bit Na	ame			Desci	ription										
15:8	READ	CS6			Retur	ns the	ADC se	ensed v	oltage	on CS6	in dire	ct form	at. 12.	mV/LS	SB.	
7:0	READ	READ_CS7 Returns the ADC sensed voltage on CS7 in direct format. 12.5mV/LSB.														

#### **READ\_CS5 (76h)** (Page 1)

The READ\_CS5 command on Page 1 returns the ADC-sensed voltage on CS5 in a direct format when it is assigned to Rail 2.

Command	READ_CS5
Format	Unsigned binary





Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Х	Х	Х	Х	Х	Х	Х	Х				READ	_CS5			

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	READ_CS5	Returns the ADC-sensed voltage on CS5 in direct format. 12.5mV/LSB.

## STATUS\_BYTE (78h) (Page 1)

The STATUS\_BYTE command returns one byte of information with a summary of the most critical statuses and faults.

Command				STATUS	S_BYTE							
Format				Unsigne	d binary							
Bit	7	7 6 5 4 3 2 1 0										
Access	r	r	r	r	r	r	r	r				
Function		x										

Bits	Bit Name	Behavior	Description
			Reports the live status of the EEPROM.
7	EEPROM_BUSY	Live	1'b0: EEPROM is idle. EEPROM writes and reads; the PMBus command is available. 1'b1: EEPROM is busy. EEPROM writes and reads; the PMBus command is unavailable.
6	OFF	Live	Rail 2 output is off. This bit is in live mode and is asserted if the unit is not providing power to the output, regardless of the reason. The power-off may be caused by protections, EN low, or VID = 0.
			1'b0: VOUT1 is off 1'b1: VOUT1 is on
5	5 VOUT_OV_FAULT	Latch	Rail 2 output voltage (OV) fault indicator. This bit is set and latched if Rail 2 OVP occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
4	IOUT_OC_FAULT	Latch	Rail 2 output current (OC) fault indicator. This bit is set and latched if Rail 2 OCP occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no output OC fault 1'b1: output OC fault has occurred
3	VIN_UV_FAULT	Latch	V <sub>IN</sub> under-voltage (UV) fault indicator. This bit is set and latched if an input voltage UV fault occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no V <sub>IN</sub> UV fault 1'b1: V <sub>IN</sub> UV fault has occurred
2	TEMPERATURE	Latch	Over-temperature fault and warning indicator. This bit is set and latched once OTP or a warning occurs. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no OT fault or warning 1'b1: OT fault or warning has occurred





1	I	CML	Latch	PMBus communication fault indicator. Once a communication, memory, or logic fault occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.  1'b0: no CML fault 1'b1: a CML fault has occurred
C	)	RESERVED	1	Unused. X indicates that writes are ignored and reads are always 0.

## STATUS\_WORD (79h) (Page 1)

The STATUS\_WORD (79h) command on Page 1 returns two bytes of information with a summary of the device fault/warning condition. The higher byte provides more detailed information of the fault conditions. The lower byte is same as in the STATUS\_BYTE register.

Command		STATUS_WORD														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function						Х	Х				STA	TUS_E	SYTE (7	78h)		

Bits	Bit Name	Behavior	Description
15	VOUT	Latch	Rail 2 $V_{\text{OUT}}$ fault and warning indicator. Once an output overvoltage or under-voltage protection or warning occurs, this bit is set and latched. The CLEAR_FAULTS (03h) command can reset this bit.
			1'b0: no V <sub>OUT</sub> fault/warning 1'b1: V <sub>OUT</sub> fault/warning has occurred
14	IOUT/POUT	Latch	Rail 2 Iout/Pout fault and warning indicator. Once output current fault and warning or output power warning occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no louт/Pouт fault and warning 1'b1: louт/Pouт fault or warning has occurred
13 INPUT	INPUT	Latch	Input voltage, current, and power fault/warning indicator. Once any protection or warning of the input voltage, input current, or input power occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no input fault and warning 1'b1: input fault or warning has occurred
12	VCCIO FAULT	Latch	VCCIO under-voltage indicator. Once the VCCIO voltage falls below 0.65V, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no VCCIO under voltage 1'b1: VCCIO has been lower than 0.65V
			Rail 2 VRRDY status indicator. At VRRDY Intel mode, once $V_{\text{OUT}}$ reaches the boot-up voltage level, this bit is set. This bit is reset when $V_{\text{OUT}}$ is disabled or in a fault state.
11	PGOOD	Live	At VRRDY non-Intel mode, when the $V_{\text{OUT}}$ rises higher than the POWER_GOOD_ON level and the PGOOD delay time expires, this bit is asserted. It is de-asserted when $V_{\text{OUT}}$ drops to the POWER_GOOD_OFF level or a fault occurs.
10:9	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.





8	WATCH_DOG_OVF	Latch	The watchdog of the monitor block timer overflow indicator. The monitor value calculation has a watchdog timer. If the timer overflows, the monitor value calculation state machine and the timer is reset. Meanwhile, this bit is set. The CLEAR_FAULTS command can reset this bit.
			1'b0: watchdog timer does not overflow 1'b1: watchdog timer has overflowed

## STATUS\_VOUT (7Ah) (Page 1)

The STATUS\_VOUT command on Page 1 returns one byte of information with the detailed  $V_{\text{OUT}}$  fault and warning status on Rail 2.

Command		STATUS_VOUT							
Format		Unsigned binary							
Bit	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	
Function		х				х			

Bits	Bit Name	Behavior	Description
7	VOUT_OV_FAULT	Latch	Rail 2 V <sub>OUT</sub> OV fault indicator. Once the output over-voltage protection occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
6, 2	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.
5 VOUT_UV_W	VOUT UV WARNING	Latch	Rail 2 V <sub>OUT</sub> UV warning indicator. Once the output under-voltage warning occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no V <sub>OUT</sub> UV warning 1'b1: V <sub>OUT</sub> UV warning has occurred
4	VOUT UV FAULT	Latch	Rail 2 V <sub>OUT</sub> UV fault indicator. Once the output under-voltage fault occurs, this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: no V <sub>OUT</sub> UV fault 1'b1: V <sub>OUT</sub> UV fault has occurred
3	VOUT_MAX_MIN_ WARNING	Latch	Indicator that the Rail 2 V <sub>OUT</sub> has reached VOUT_MAX and VOUT_MIN. Once the VID value exceeds the value set in VOUT_MAX (24h) and VOUT_MIN (2Bh), this bit is set and latched. The CLEAR_FAULTS command can reset this bit.
			1'b0: VID is within VOUT_MAX and VOUT_MIN 1'b1: VID is higher than VOUT_MAX or lower than VOUT_MIN
1	LINE_FLOAT	Latch	Rail 2 line float protection indicator. Once the line float fault is detected, the device shuts down the associated rail and sets the LINE_FLOAT bit. This bit is in latched mode. Send CLEAR_FAULTS (03h) to reset this bit.
			1'b0: no line float fault 1'b1: line float fault has occurred





0	VDIFF_SC_FAULT	Latch	Rail 2 VDIFF short to GND fault indicator. Once the MP2965 detects that VDIFF is shorted to GND, VDIFF_SC_FAULT is set and latched. The output is shut down immediately. Send CLEAR_FAULTS (03h) to reset this bit.
			1'b0: no VDIFF short to GND fault 1'b1: VDIFF has been shorted to GND

# STATUS\_IOUT (7Bh) (Page 1)

The STATUS\_IOUT command on Page 1 returns one byte of information with the detailed  $I_{OUT}$  fault and warning status on Rail 2.

Command		STATUS_IOUT							
Format		Unsigned binary							
Bit	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	
Function				х	х	х	х		

Bits	Bit Name	Behavior	Description
7	IOUT_OC_FAULT	Latch	Rail 2 output OC fault indicator. Once output OCP occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no output over-current fault 1'b1: output over-current fault has occurred
6	6 OC_UV_FAULT	Latch	Rail 2 output OC and UV dual faults indicator. Once output over- current occurs and the under-voltage comparator is set simultaneously, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no output over-current and under-voltage faults 1'b1: output over-current has occurred and the under-voltage comparator is set
5	IOUT_OC_WARNING	Latch	Rail 2 output OC warning indicator. Once the output over-current warning occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no output over-current warning 1'b1: output over-current warning has occurred
4:1	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.
0	POUT_OP_WARNING	Latch	Rail 2 output over-power warning indicator. Once an output over-power warning occurs, this bit is set and latched. Send the CLEAR_FAULTS (03h) command to reset it.
			1'b0: no output over-power warning 1'b1: output over-power warning has occurred

## STATUS\_ CML (7Eh) (Page 1)

The STATUS\_CML command returns one byte of information with PMBus communication-related faults.

Command		STATUS_ CML							
Format		Unsigned binary							
Bit	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	
Function					Х				



Bits	Bit Name	Behavior	Description
7	INVALID_CMD	Latch	Invalid PMBus command indicator. This bit is set and latched when the MP2965 receives an unsupported command code. Send the CLEAR_FAULTS (03h) command to reset this bit.
			1'b0: no invalid PMBus command 1'b1: invalid PMBus command has been received
6	INVALID_DATA	Latch	Invalid PMBus data indicator. This bit is set and latched when the MP2965 receives unsupported data. Send the CLEAR_FAULTS (03h) command to reset it.
			1'b0: no invalid PMBus data 1'b1: invalid PMBus data has been received
5	5 PEC_ERROR		PMBus PEC fault indicator. The PMBus interface supports the use of the packet error checking (PEC) byte defined in the SMBus standard. The PEC byte is transmitted by the MP2965 during a read transaction or sent to the MP2965 during a write transaction. If the PEC byte sent to the controller during a write transaction is incorrect, the command is not executed, and PEC_FAULT is set and latched. Send the CLEAR_FAULTS (03h) to clear the fault.
			1'b0: no PEC fault 1'b1: a PEC fault has been detected
	CRC_FAULT	Latch	CRC fault indicator. In the process of storing operating memory data into the EEPROM, the MP2965 calculates a CRC code for each bit and saves the final CRC code into the EEPROM.
4			In the process of restoring the EEPROM data to the operating memory, the MP2965 re-calculates the CRC code with each bit. The MP2965 checks the CRC results when the restore process is done. If the CRC result does not match with what was stored during the storing process, the VR shuts down and sets the CRC_FAULT bit. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to reset the fault.
			1'b0: no EEPROM CRC fault 1'b1: an EEPROM CRC fault has been detected
3	RESERVED		Unused. X indicates that writes are ignored and reads are always 0.
2	CML_FLT_TRG	Latch	This bit is set when the EEPROM operation is blocked for the process of the controller recording faults to the EEPROM. This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.
			1'b0: no EEPROM operation is blocked for fault recording 1'b1: EEPROM operation has been blocked for fault recording
			This bit can be set when any of the faults below occur during PMBus communication.
1	CML_OTHER_FAULTS	Latch	Sending too few bits     Reading too few bits     Host sends or reads too few bytes     Reading too many bytes
			This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.



0	EEPROM_SIG_FAULT	Latch	While restoring data from the EEPROM to the memory, this bit first checks the signature register in address 00h of the EEPROM. If the signature is not 0x1234, the restore process is ceased immediately and sets EEPROM_SIG_FAULTS.
			This bit is in latch mode. Send the CLEAR_FAULTS (03h) command to clear the fault.

## READ\_VOUT (8Bh) (Page 1)

The READ\_VOUT command on Page 1 returns two bytes of information with the  $V_{\text{OUT}}$  of Rail 2 in a direct format.

Command		READ_VOUT														
Format		VID or Direct														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Х	Х	Х	Х	READ_VOUT											

Bits	Bit Name	Description						
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.						
11:0	READ_VOUT	Returns the sensed voltage of VOSEN - VORTN. The voltage report is in VID format with VID resolution or direct format with 1mV resolution. The resolution is determined by the PMBus command MFR_LOOP_PI_SET (E2h, Page 1) bit[10] (VOUT_PMBUS_LSB).						
		1 VID step/LSB when VOUT_PMBUS_LSB = 0 1mV/LSB when VOUT_PMBUS_LSB = 1						

## READ\_IOUT (8Ch) (Page 1)

The READ\_IOUT command on Page 1 returns the sensed output current of Rail 2 in a direct format.

Command		READ_IOUT														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	1	1	1	1	0	READ_IOUT										

E	Bits	Bit Name	Description
1	15:11	FIXED	Read-only registers. Fixed to 5'b11110.
10:0 READ_IOUT F			Returns the sensed output current. 0.25A/LSB.

#### READ\_POUT (96h) (Page 1)

The READ\_POUT command on Page 1 returns the sensed output power of Rail 2 in a direct format.

Command		READ_POUT														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Х	Х	Х	Х	Х	Х	Х	READ_POUT								

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.





8:0		READ_POUT	Returns the sensed output power in direct format. 1W/LSB.	
-----	--	-----------	---	--

## MFR\_PWD\_USER (A7h) (Page 1)

The MFR\_PWD\_USER command on Page 1 sets password to protect PMBus communication from writes or reads. Users can input and check the password with the PMBus command PWR\_CHK\_CMD (F2h, Page 0).

Command		MFR_PWD_USER									
Format		Direct									
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (								0		
Access r/w							r/w	r/w			
Function		PWD_USER									
Bits	Bit Name Description										
15:0	PWD_	_USER			Sets the password to protect the PMBus communication from writes or reads.						

## IOUT\_RPT\_GAIN\_SVID\_AVS (A8h) (Page 1)

The IOUT\_RPT\_GAIN\_SVID\_AVS command on Page 1 sets the Rail 2 IMON gain for VR13 CPU I<sub>OUT</sub> report in SVID override mode and the AVSBus I<sub>OUT</sub> reports in AVSBus VID override mode.

Command		IOUT_RPT_GAIN_SVID_AVS														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х								IMON	GAIN				

Bits	Bit Name	Description
15:13	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
12:10	AVSBUS_GIMON_RES	Selects the current-sense resolution for the AVSBus interface I <sub>OUT</sub> report. This bit is only effective in AVSbus VID override mode. Note that the resolution selection is for an intermediate variable only, which is used to improve the AVSBus I <sub>OUT</sub> report accuracy. The final AVSBus I <sub>OUT</sub> report is always in 0.1A/LSB.  3'b001: 10mA/LSB, AVSBus maximum report current is 20.5A  3'b010: 20mA /LSB, AVSBus maximum report current is 41A  3'b100: 40mA /LSB, AVSBus maximum report current is 82A
		3'b000: 860mA /LSB, AVSBus maximum report current is164A Others: invalid input



		Sets the current sensing gain for the VR13 output current report and AVSBus $I_{\text{OUT}}$ report. At VR13 SVID override mode, the IMON sense gain can be calculated with the equation below:
		$IMON\_GAIN = 40 \times I_{CCMAX} \times K_{CS} \times R_{IMON}$
		Where $I_{CCMAX}$ is the maximum current of VR13.HC CPU (in A), $K_{CS}$ is the Intelli-Phase current sense gain (in $\mu$ A/A), $R_{IMON}$ is the IMON resistor (in $k\Omega$ ).
9:0	IMON_GAIN	At AVSBus VID override mode, the IMON sense gain can be calculated with the following equation:
		$ \begin{aligned} \text{IMON\_GAIN} = & \begin{cases} \frac{K_{on} \times R_{mon}}{16} \times \frac{1023}{1.6} \times \frac{256}{100} \times \text{AVSBUS\_GIMON\_RES} & \text{AVSBUS\_GIMON\_RES} > 0 \\ \frac{K_{cn} \times R_{mon}}{16} \times \frac{1023}{1.6} \times \frac{256}{100} \times 8 & \text{AVSBUS\_GIMON\_RES} = 0 \end{cases} $
		Where $K_{CS}$ is the Intelli-Phase current sense gain (in A/A), $R_{IMON}$ is the IMON resistor (in $\Omega$ ), and AVSBUS_GIMON_RES is the decimal value set with IOUT_RPT_GAIN_SVID_AVS (A8h) bit[12:10].

## IOUT\_RPT\_OFFSET\_SVID\_AVS (A9h) (Page 1)

The IOUT\_RPT\_OFFSET\_SVID\_AVS command on Page 1 sets the output current report offset for VR13, VR13.HC, and AVSBus VID override mode. This command is for Rail 2 only.

Command						Ю	UT_RP	T_OFF	SET_S	VID_A	VS					
Format							Two's	compl	ement,	direct						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х	Х	Х	Х			(	OFFSE	T_CPL	J		
Bits	Bit Na	ame			Desc	ription										
15:8	RESERVED Unused. X indicates that writes are ignored and reads are always 0.  Sets the output current report offset. The value is a two's complement formation.															
7:0	OFFS	SET_CF	PU		8'b 00 8'b 00 8'b 00 8'b 10 8'b 10 8'b 11 The 0 ICCM (BDh	ralues I 2000 000 2000 000 1111 111 2000 000 2000 000 111 111 current IAX is	one of the culting	elow sh B tion at rrent v	SVID calue se	binary override et with	data ar e mode the Pf	e is ICC MBus o	two's c world v	alues. 255 (A/Ind MFI	LSB), \ R_ICC_	where _MAX

## MFR\_DROOP\_CMPN1 (B0h) (Page 1)

The MFR\_DROOP\_CMPN1 command on Page 1 sets the options to compensate for the voltage drop caused by an extra droop current on DVID up and a droop resistor is applied.

Command							MFR	_DRO	OP_CM	IPN1						
Format		Unsigned binary														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w														
Function	DROOP_CMPN_LIMIT															



Bits	Bit Name	Description
		Droop compensation enable bit.
15	DROOP_CMPN_EN	1'b0: disable droop compensation 1'b1: enable droop compensation
14:9	CNT_DROOP_CMPN_ DEC	Sets the time interval for each VID step to decrease droop compensation after DVID up ends. 50ns/LSB.
8:6	CNT_DROOP_CMPN_ INC	Sets the time interval for each VID step to add droop compensation when, DROOP_CMPN_EN bit[15] = 1. 50ns/LSB.
5:0	DROOP_CMPN_LIMIT	Sets the maximum VID steps for droop compensation in a direct format. 1 VID step/LSB.

## MFR\_DROOP\_CMPN2 (B2h) (Page 1)

The MFR\_DROOP\_CMPN2 command on Page 1 is used to compensate for the voltage offset caused by an extra droop current at DVID when a droop resistor is applied.

•	MFR DROOP CMPN2																
Command							MFR	_DRO0	DP_CM	IPN2							
Format							ι	Insigne	d binar	у							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function												VID_	FLTR_	ACT_C	TRL		
Bits	Bit Na	ame			Desc	ription											
15:14	VID_F	FLTR_	SEL		Selects the VID-DAC output filter when DVID is down.  2'b00: 2.14µs  2'b01: 4.28µs  2'b10: 6.42µs  2'b11: 8.56µs												
13	Enables the VID-DAC output filter.  VID_FLTR_EN  1'b0: disable VID-DAC filter 1'b1: enable VID-DAC filter																
12	VID-E	DAC_C	MPN_E	ΞN	This I with [	bit is us DIVD up	sed to		the tra	nsition				D-DAC own and			
					1'b1:	enable	VID-D	AC com	parato	r							
11:6	DLY_RST_DROOP_ Sets the delay time after VR_SETTLE to reset droop compensation when DVID up. 50ns/LSB.												DVID				
5:0	VID_FLTR_ACT_CTRL  Sets the VID filter effective threshold in a direct format when droop compensati is resetting. This bit is only effective when bit[13] (VID_FLT_EN) = 1. 1 V step/LSB.																

#### MFR\_ICC\_MAX (BDh) (Page 1)

The MFR\_ICC\_MAX command on Page 1 sets the Rail 2 SVID maximum report current (FFh). The data is used for current scaling in the SVID command  $I_{OUT}$  (15h). This command also sets the value returned to SVID command ICC\_MAX (21h).

Command		MFR_ICC_MAX														
Format		Direct														
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														





Function	Х	Х	Х	Х	Х	Х	Х	Х	ICCMAX_VR13
----------	---	---	---	---	---	---	---	---	-------------

Bit	S	Bit Name	Description
15	:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	)	ICCMAX_VR13	Sets the VR13 SVID maximum report current (FFh). Note that the output will not boot if ICCMAX_VR13 is set to 0. 1A/LSB.

# MFR\_PIN\_SET (BEh) (Page 1)

The MFR\_PIN\_SET command on Page 1 sets the PWR\_IN\_ALT# assertion delay, PIN report resolution, and PIN report offset.

Command							N	/JFR_P	IN_SE	Ī						
Format								Dir	ect							
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	PWR_IN_ALT_DLY PIN_OFFSET															

Bits	Bit Name	Description
15:10	PWR_IN_ALT_DLY	Sets THE PWR_IN_ALERT de-assert delay time. When PWR_ALERT asserts, the timer counts for PWR_ALT_DLY x 6.4ms + 6.3ms and de-assert PWM_IN_ALERT.
		Sets the input power report resolution in the PMBus command READ_PIN (97h).
9:8	PIN_LSB_SEL	2'b00: 1W/LSB 2'bx1: 0.5W/LSB 2'b10: 0.25W/LSB
7:0	PIN_OFFSET	Sets the PIN report offset. This bit is in two's complement format. Bit[7] is the sign bit. The resolution follows the definition of bit[9:8].

SVID\_LOT\_CODE\_PROTOCOL\_ID (C1H) (PAGE 1)

The SVID\_LOT\_CODE\_PROTOCOL\_ID command provides two bytes to record the Intel SVID protocol versions for Rail 2.

Command						SVII	D_LOT	_CODE	_PRO	TOCOL	_ID					
Format		Direct														
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w														
Function	X X X X X X X PROTOCOL_ID															

Bits	Bit Name	Description
15:8	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
7:0	PROTOCOL_ID	Identifies Rail 2's version of the SVID protocol the controller supports.  01h: VR12.0, IMPV7 02h: VR12.5 03h: VR12.6 04h: VR13.0 10mV VID table 05h: IMVP8 06h: VR12.1 07h: VR13.0 5mV table 08h: IMVP9



## SVID\_CAPABILITY\_DC\_LL (C2h) (Page 1)

The SVID\_CAPABILITY\_DC\_LL command sets the Intel VR13 specified CAPABILITY and DC\_LL.

Command							SVID_	CAPAE	BILITY_	DC_LL						
Format		Direct														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	CAPABILITY DC_LL															

Bits	Bit Name	Description
15:8	CAPABILITY	Bit-mapped register. This bit identifies the SVID VR capabilities and which optional telemetry register is supported. 00h indicates that only required registers are supported.
7:0	DC_LL	Data register containing the programmed load line or AVP of Rail 2. 0.1mΩ/LSB.

## SVID\_SR\_FAST\_SR \_SLOW (C3h) (Page 1)

The SVID\_SR\_FAST\_SR\_SLOW command sets the Intel VR13 specified SR\_FAST and SR\_SLOW.

Command						,	SVID_S	SR_FAS	ST_SR	SLOW	/					
Format		Direct														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	SR_FAST SR_SLOW															
Bits	Bit Na	ame			Desc	ription										
15:8	SR_F	AST			Data register containing the fast slew rate capability of the slew rate that Rail 2 can sustain. 1mV/µs.											
7:0	SR_S	LOW			Data register containing the capability of Rail 2's slow slew rate. 1mV/µs.											

#### SVID\_ VR\_CONFIG\_TOLERANCE2 (C4h) (Page 1)

The SVID\_VR\_CONFIG\_TOLERANCE2 command sets the Intel VR13 specified EN2SVID\_RDY and VR tolerance2.

Command		SVID_VR_CONFIG_TOLERANCE2														
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	х															

Bits	Bit Name	Description
15:10	RESERVED	Unused.
9	MUL VR CONFIG R1	The bit is used to set the initial value for the SVID register MUL_VR_CONFIG, which determines whether to assert VRRDY1 when SetVID is 0 for Rail 1.
9	MOL_VR_CONFIG_R1	1'b0: VRRDY1 de-asserts when SetVID is 0 1'b1: VRRDY1 asserts when SetVID is 0
0	MUL VR CONFIG R2	The bit is used to set the initial value for the SVID register MUL_VR_CONFIG, which determines whether to assert VRRDY2 when SetVID is 0 for Rail 2.
8	MOL_VR_CONFIG_R2	1'b0: VRRDY2 de-asserts when SetVID is 0 1'b1: VRRDY2 asserts when SetVID is 0

© 2019 MPS. All Rights Reserved.



		Data register containing the VR tolerance band (TOB) of Rail 2 based on board
7:0	VR_TOLERANCE2	parts (inductor DCR and inductance tolerance, current sense errors, etc.). 1mV/µs.

#### MFR\_APS\_LEVEL\_45P (C5h) (Page 1)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this command sets the Rail 1 auto-phase shedding current threshold to 5-/4-phase and Rail 2 auto-phase shedding current threshold to 2-/1-phase.

Command		MFR_APS_LEVEL_45P														
Format							Ĺ	Jnsigne	d binar	y						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	DF	DROP_LEVEL_5P_R1/ DROP_LEVEL_1P_R2 DROP_LEVEL_4P														

Bits	Bit Name	Description
15:8	DROP_LEVEL_5P_R1 DROP_LEVEL_1P_R2	Sets the Rail 1 auto-phase shedding current threshold to 5-phase CCM or Rail 2 auto-phase shedding current threshold to 1-phase CCM. 1A/LSB.
7:0	DROP_LEVEL_4P_R1 DROP_LEVEL_2P_R2	Sets the Rail 1 auto-phase shedding current threshold to 4-phase CCM or Rail 2 auto-phase shedding current threshold to 2-phase CCM. 1A/LSB.

## MFR\_APS\_LEVEL\_6P (C6h) (Page 1)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this command sets the Rail 1 auto-phase shedding level to 6-phase operation or the Rail 2 auto-phase shedding current threshold to DCM operation.

Command		MFR_APS_LEVEL_6P														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															

Bits	Bit Name	Description
15:8	RESERVED	Unused.
7:0	DROP_LEVEL_6P DROP_LEVEL_DCM	Sets the Rail 1 auto-phase shedding current threshold to 6-phase CCM and Rail 2 auto-phase shedding current threshold to DCM. 1A/LSB.

#### MFR\_APS\_SET (C7h) (Page 1)

When APS is enabled by setting MFR\_VR\_CONFIG (E4h) bit[5:4] = 2'b1x, this command sets the Rail 2 auto-phase shedding current hysteresis and phase via the phase-dropping time interval.

Command		MFR_APS_SET														
Format		Unsigned binary														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/														
Function	x DROP_PHASE_WAITTIME								Х	Х	Х	Х	N	1FR_AF	PS_HY	S

Bits	Bit Name	Description
------	----------	-------------



15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:9	DROP_PHASE_ WAITTIME	Sets the phase-by-phase dropping time intervals. This bit is only effective when MFR_APS_SET (C7h) bit[8] = 1. $1\mu s/LSB$ .
		Sets the auto-phase shedding behavior.
8	SHED_PHASE_MODE	1'b0: drop phase count to target immediately 1'b1: shed phases one-by-one with programmed delay time. The delay time is set with MFR_APS_SET (C7h) bit[14:9].
7:4	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
3:0	MFR_APS_HYS	Sets the current hysteresis between 1-phase shedding and adding. This bit is used to prevent phase shedding back and forth when APS is enabled. 1A/LSB.

## MFR\_IDROOP\_OFFSET (C9h) (Page 1)

The MFR\_IDROOP\_OFFSET command on Page 1 provides one byte for users to add an offset over the Rail 2 droop current.

Command				MFR_IDRO	OP_OFFSET							
Format		Signed binary										
Bit	7	7 6 5 4 3 2 1 0										
Access	r/w	r/w r/w r/w r/w r/w r/w										
Function	x x IDROOP_OFFSET											

Bits	Bit Name	Description											
7:6	RESERVED	Unused. X ind	icates that write	es are ignored a	and reads are a	ılways 0.							
		Adds an offset to the droop current for users.											
		Bit[5] = 0	Positive	Bit[5] = 1	Negative	Unit							
		bit[4]	13	bit[4]	13	μA							
5:0	IDROOP_OFFSET	bit[3]	bit[3] 6.48 bit[3]	6.48	μA								
		bit[2]	3.24	bit[2]	3.24	μA							
		bit[1]	1.62	bit[1]	1.62	μA							
		bit[0]	0.81	bit[0]	0.81	μA							

## MFR\_DC\_LOOP\_CTRL (CBh) (Page 1)

The MFR\_DC\_LOOP\_CTRL command on Page 1 sets the DC loop calibration-related holding condition. This command also provides two bits to program the PWM behavior when phase adding.

	1										
Command		MFR_DC_LOOP_CTRL									
Format		Unsigned binary									
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Access	r/w	w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/									
Function		HOLD_LP_PRD_TIME DC_CAL_MIN_THOLD								OLD	

Bits	Bit Name	Description
15	PRD ADD PH MODE	Sets phase-adding mode when the PWM period meets the condition set with bit[13:7] in this command.
10	PRD_ADD_PH_MODE	1'b0: add phases with a PWM low time inserted between HiZ-to-Hi 1'b1: add phases with a PWM HiZ-to-Hi directly



		Sets phase-adding mode when VFB is lower than the VFB- window.
14	VFBADD_PH_MODE	1'b0: add phases with a PWM low time inserted between HiZ-to-Hi 1'b1: add phases with PWM HiZ-to-Hi directly
13:7	HOLD_LP_PRD_TIME	Sets the period changing time to hold the DC loop and current balance loop. If the PWM period meets the condition below, and the associated enable bits is set, the DC loop and CB loop are held. All loop hold functions related with this time setting is ineffective in DCM.
10.7	TIOLD_LI _FIND_TIME	$\left T_{PWM} - T_{PWM_{REF}}\right  \le HOLD_LP_PRD_TIME \times 80$ ns
		Where TPWM is the real-time PWM period, and TPWM_REF is the nominal period set with MFR_FS (ECh). 80ns/LSB.
6	PRD_HOLD_DC_EN	1'b0: disable fs change condition to hold the DC loop 1'b1: enable fs change condition to hold the DC loop
5	PS_HOLD_DC_EN	1'b0: disable phase number change to hold the DC loop 1'b1: enable phase number change to hold the DC loop
4	TRANS_HOLD_DC_EN	1'b0: disable VFB+/- window condition to hold the DC loop 1'b1: enable VFB+/- window condition to hold the DC loop
3:0	DC_CAL_MIN_THOLD	Sets the DC loop minimal holding time in direct format. 200 $\mu$ s/LSB with +100 $\mu$ s offset.

## MFR\_APS\_CTRL (CCh) (Page 1)

The MFR\_APS\_CTRL command on Page 1 sets APS exiting conditions for Rail 2.

Command		MFR_APS_CTRL														
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	r/w	r/w														
Function	Х	Х	х	Х	х	х	Х	х	Х	Х	х	Х	х			

Bits	Bit Name	Description
15:3	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
2	APS EXIT UV EN	When VFB falls below the VFB- window, the VR can be enabled to exit APS and run with full phase.
2	AFS_EXIT_UV_EIN	1'b0: disable VFB- window event to exit APS 1'b1: enable VFB- window event to exit APS
1	APS_EXIT_FS_EN	When the FS limit conditions is met, the VR can be enabled to exit APS and run with full phase. The FS limit is set with PMBus commands 45h, 46h, 47h, 48h, and 49h.
		1'b0: disable FS limit event to exit APS 1'b1: enable FS limit event to exit APS
0	APS EXIT OC EN	When Rail 2 phase 1 triggers OCP_Phase, the device can be enabled to exit APS and run with full phase.
U	AFS_EXIT_OC_EN	1'b0: disable Rail 2 phase 1 OCP_Phase event to exit APS 1'b1: enable Rail 2 phase 1 OCP_Phase event to exit APS

#### MFR\_OSR\_SET (CDh) (Page 1)

The MFR\_OSR\_SET command on Page 1 sets the over-shot reduction (OSR) related parameters. This command is for Rail 2 only.

This register sets the minimum PWM off-time and block time of the OSR function on Rail 2.



Command							N	1FR_O	SR_SE	Т						
Format							Ĺ	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х		OSR_DEGLITCH_TIME OSR_BLANK_TIME											
Bits	Bit Na	ame			Desci	ription										
15:13	RESE	ERVED			Unus	ed. X ir	ndicates	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
12:7	OSR	_DEGL	ITCH_1	IME	Sets	Sets the minimum PWM off-time in the OSR process. 5ns/LSB.										
6:0	OSR	BLANI	<_TIME	Ē	Sets the blanking time between two OSR events. 10ns/LSB.											

#### MFR\_BLANK\_TIME (CEh) (Page 1)

The MFR\_BLANK\_TIME command on Page 1 sets the slope compensation reset time and PWM blanking time between two consecutive phases. This command is for Rail 2 only.

Command		MFR_BLANK_TIME										
Format		Unsigned binary										
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0										
Access	r/w	r/w										
Function	Х	Х	Х	Х	X SLOPE_RESET_TIME PWM_BLANK_TIME							

Bits	Bit Name	Description
15:12	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
11:6	SLOPE_RESET_TIME	Sets the slope compensation resetting time. This bit is effective when register 2Ch bit[4] = 0. Note that the slope compensation reset time should be shorter than the PWM blanking time set by bit[5:0] (PWM_BLANK_TIME). 5ns/LSB.
5:0	PWM_BLANK_TIME	Sets the PWM blanking time between two consecutive phases. 5ns/LSB.

## MFR\_SLOPE\_SR\_5P (D6h) (Page 1)

The MFR\_SLOPE\_SR\_5P command on Page 1 provides two bytes to program the slope compensation slew rate for Rail 1 5-phase operation and Rail 2 3-phase operation. Use Equation (18) to calculate the slope voltage amplitude.

Command		MFR_SLOPE_SR_5P									
Format		Unsigned binary									
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Access	r/w	r/w									
Function	Х										

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

#### MFR\_SLOPE\_CNT\_5P (D7h) (Page 1)

The MFR\_SLOPE\_CNT\_5P command on Page 1 is used to set the slope voltage clamp time for Rail 1 5-phase operation and Rail 2 3-phase operation.



Command							MFR	_SLOF	E_CN7	Γ_5P							
Format							L	Insigne	d binar	у							
Bit	15																
Access	r/w																
Function	Х	Х	Х	Х	Х	Х	SLOPE_CNT										

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for Rail 1 5-phase operation and Rail 2 3-phase operation. 5ns/LSB.

## MFR\_SLOPE\_SR\_6P (D8h) (Page 1)

The MFR\_SLOPE\_SR\_6P command on Page 1 provides two bytes to program the slope compensation for Rail 1 6-phase operation and Rail 2 2-phase operation. Use Equation (18) to calculate the slope voltage amplitude.

Command							MFF	R_SLOI	PE_SR	_6P						
Format							L	Insigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	v r/w										r/w
Function	X X X X X CAP CURRENT_SOURCE															
Bits	Bit Name Description															
15:10	RESERVED Unused. X indicates that writes are ignored and reads are al										are alw	ays 0.				
9:6	CAP				Sets t	he cap	acitor v	alue fo	r slope	compe	nsation	ı. 1.85p	F/LSB			
5:0	CUR	RENT_	SOUR	CE	Sets t	the curi	ent sou	ırce va	lue for	slope c	ompen	sation.	0.25µA	/LSB.		

## MFR\_SLOPE\_CNT\_6P (D9h) (Page 1)

The MFR\_SLOPE\_CNT\_6P command on Page 1 is used to set the slope voltage clamp time for Rail 1 6-phase operation and Rail 2 2-phase operation.

Command							MFR	_SLOF	E_CN1	Г_6Р							
Format							L	Insigne	d binar	у							
Bit	15																
Access	r/w r/w r/w r/w r/w r/w r/w r/w r/w																
Function	Х	Х	Х	Х	Х	Х	SLOPE_CNT										

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	SLOPE_CNT	Sets the slope voltage clamp time for Rail 1 6-phase operation and Rail 2 2-phase operation. 5ns/LSB.

### MFR\_SLOPE\_SR\_7P (DAh) (Page 1)

The MFR\_SLOPE\_SR\_7P command on Page 1 provides two bytes to program the slope compensation for Rail 1 7-phase operation and Rail 2 1-phase CCM operation. Use Equation (18) to calculate the slope voltage amplitude.



Command							MFF	R_SLOI	PE_SR	_7P								
Format		Unsigned binary																
Bit	15																	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	/w r/w r/w r/w r/w r/w							
Function	X X X X X X X X X CURRENT_SOURCE																	

Bits	Bit Name	Description
15:7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
6	CAP	Sets the capacitor value for slope compensation. 1.85pF/LSB.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

### MFR\_SLOPE\_CNT\_7P (DBh) (Page 1)

The MFR\_SLOPE\_CNT\_7P command on Page 1 is used to set the slope voltage clamp time for Rail 1 7-phase operation and Rail 2 1-phase CCM operation.

Command							MFR	_SLOP	E_CN1	Г_7P							
Format							Ĺ	Insigne	d binar	у							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w										
Function	Х	Х	Х	Х	x x SLOPE_CNT												
Bits	Bit Name Description																
15:10	RESE	RVED			Unus	ed. X ir	ndicates	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.			
9:0	SLOF	PE_CN	Γ					age cla		ne for	Rail 1	7-phas	e oper	ation a	nd Rai	l 2 1-	

### MFR\_SLOPE\_SR\_DCM (DCh) (Page 1)

The MFR\_SLOPE\_SR\_DCM command on Page 1 sets the slew rate of slope compensation for Rail 2 at 1-phase DCM. Calculate the slope slew rate with Equation (17) with CAP = 0.

Command							MFR	_SLOP	E_SR_	DCM						
Format		Unsigned binary														
Bit	15															
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w r/w r/w r/w r/w					
Function	X X X X X X X X X X CURRENT SOURCE															

Bits	Bit Name	Description
15:6	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
5:0	CURRENT_SOURCE	Sets the current source value for slope compensation. 0.25µA/LSB.

## MFR\_SLOPE\_CNT\_DCM (DDh) (Page 1)

The MFR\_SLOPE\_CNT\_DCM command on Page 1 is used to set the slope voltage clamp time for Rail 2 1-phase DCM operation.

Command							MFR_	SLOPE	_CNT_	DCM						
Format		Unsigned binary														
Bit	15															



### MP2965 - DUAL-LOOP, DIGITAL, PWM CONTROLLER FOR VR13.HC/AVSBUS

Access	r/w	r/w	r/w	r/w	r/w	r/w										
Function	х	Х	Х	Х	Х	Х					SLOPE	_CNT				

Bit	s	Bit Name	Description
15:	:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
9:0	)	SLOPE_CNT	Sets the slope voltage clamp time for 1-phase DCM operation. 5ns/LSB.

### MFR\_SLOPE\_TRIM1 (DEh) (Page 1)

The MFR\_SLOPE\_TRIM1 command on Page 1 is used to trim the output voltage at 2-/1-phase CCM and 1-phase CCM of Rail 2.

Command							MF	R_SLO	PE_TR	IM1						
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w														
Function	Х						VTRIM_1P					VTRIM_DCM				

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:10	VTRIM_2P	Sets the V <sub>OUT</sub> trim for 2-phase operation. 2.35mV/LSB.
9:5	VTRIM_1P	Sets the V <sub>OUT</sub> trim for 1-phase CCM operation. 2.35mV/LSB.
4:0	VTRIM_DCM	Sets the V <sub>OUT</sub> trim for 1-phase DCM operation. 2.35mV/LSB.

## MFR\_SLOPE\_TRIM2 (DFh) (Page 1)

The MFR\_SLOPE\_TRIM2 command on Page 1 is used to trim the output voltage at 5-/4-/3-phase operation of Rail 2.

Command							MF	R_SLO	PE_TR	IM2						
Format							L	Insigne	d binar	y						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w							
Function	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		V	TRIM_3	3P	

Bits	Bit Name	Description
15:5	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
4:0	VTRIM_3P	Sets the V <sub>OUT</sub> trim for 3-phase operation. 2.35mV/LSB.

## MFR\_LOOP\_PI\_SET (E2h) (Page 1)

The MFR\_LOOP\_PI\_SET command on Page 1 sets the Rail 2 V<sub>OUT</sub> PMBus report resolution and PI parameters of the DC loop and current balance loop.

Command							MFI	R_LOO	P_PI_S	SET						
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	Х	Х	Х	Х				DC_LC	OP_KI				CB_LC	OP_KI	



Bits	Bit Name	Description
15:11	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
10	VOUT_PMBUS_LSB	Sets the resolution of the PMBus V <sub>OUT</sub> report with command READ_VOUT (8Bh).  1'b0: VID format 1'b1: 1mV/LSB
9:4	DC_LOOP_KI	Sets the PI parameter of the DC calibration loop.
3:0	CB_LOOP_KI	Sets the PI parameter of the current balance loop.

# MFR\_CB\_LOOP\_CTRL (E3h) (Page 1)

The MFR\_CB\_LOOP\_CTRL command on Page 1 sets the current balance loop holding time and conditions for Rail 2.

Command	MFR_CB_LOOP_CTRL												
Format	Unsigned binary												
Bit	7	6	5	4	3	2	1	0					
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w					
Function						CB_LOO	P_THOLD						
Bits	Bit Name		Description										
			Holds the current balance loop regulation when a load transient event is detected (i.e.: VFB exceeds VFB+ or VFB- window).										
7	CB_TRANS	_ HOLD_EN	1'b0: no action 1'b1: hold the current balance loop regulation when a load transient event is detected										
6	CB PRD HO	OLD EN	Holds the current balance loop when the PWM time interval meets the PWM switching period condition set with the PMBus command MFR_DC_LOOP_CTRL (CBh) bit[13:7].										
0	CB_FKD_IN	JLD_EN	1'b0: no action 1'b1: hold the current balance loop when the PWM switching period condition is met										
			Holds the current balance loop when the phase count is changed.										
5	CB_PS_HOI	LD_EN	1'b0: no action 1'b1: hold the current balance loop when the phase count is changed										
			Holds the current balance loop when DVID occurs.										
4	CB_DVID_H	OLD_EN	1'b0: no action 1'b1: hold the current balance loop when DVID occurs										
3:0	CB_LOOP_1	ГНОLD	Sets the current balance loop holding time. During a load transient event, FS change event, power state changing, or a DVID event is detected and the corresponding enable bit is set, the current balance loop stops regulating for a period of time set with command CB_LOOP_THOLD. 100µs/LSB.										

## MFR\_VR\_CONFIG (E4h) (Page 1)

The MFR\_VR\_CONFIG command on Page 1 provides two bytes to program some basic system configurations of Rail 2.

Command		MFR_VR_CONFIG														
Format		Unsigned binary														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

© 2019 MPS. All Rights Reserved.





|--|

Bits	Bit Name	Description
		Enables DC loop calibration at DCM.
15	DC_LOOP_EN_DCM	1'b0: disable DC loop calibration at DCM 1'b1: enable DC loop calibration at DCM
		Enables DC loop calibration in both DCM and CCM operation.
14	DC_LOOP_EN	1'b0: disable DC loop calibration 1'b1: enable DC loop calibration
13	PSI SEL	Enables forcing the power state. This bit is only effective when OPERATION (01h) bit[5:4] $\neq$ 2'b11.
13	F3I_3EL	1'b0: disable forcing power state with bit [12:11] of MFR_VR_CONFIG (E4h) 1'b1: enable forcing power state with bit[12:11] of MFR_VR_CONFIG (E4h)
		Power state selection bits when MFR_VR_CONFIG (E4h) bit[13] = 1.
12:11	PSI_PMBUS	2'b00: full-phase CCM. The phase count is determined by MFR_VR_CONFIG (E4h) bit [1:0]. 2'b01: 1-phase CCM 2'b1x: 1-phase DCM
		Enable over-clocking mode 1 (i.e.: adding an offset voltage over VID with PMBus command VOUT_OFFSET (23h)). This bit is effective at SVID, PMBus, AVSBus, and PVID override mode.
10	OVER_CLOCK1_EN	1'b0: disable over-clocking mode 1. The VOUT_OFFSET (23h) is ineffective, and the VID offset from SVID interface is effective.  1'b1: enable over-clocking mode 1. The PMBus command VOUT_OFFSET (23h) is active and added to initial VID. The VID offset from SVID is ineffective.
		Sets the PWM on time at DCM operation.
9	DCM_TON_SET	1'b0: PWM on time at DCM is same as in CCM operation 1'b1: PWM on time at DCM is 3/4 that of CCM operation Bug: 1234
8	VID STEP SEL	Selects the Rail 2 VID resolution. All PMBus commands on Page 1 in VID format follow the VID resolution definition with VID_STEP_SEL.
0	VID_STEF_SEC	1'b0: 10mV per VID step 1'b1: 5mV per VID step
		Enables the current balance loop.
7	CB_LOOP_EN	1'b0: disable current balance loop 1'b1: enable current balance loop
		Enables the overshoot reduction function.
6	OSR_EN	1'b0: disable overshot reduction function 1'b1: enable overshot reduction function
		Enables auto-phase shedding and IVID.
5:4	APS_IVID_EN	2'b00: disable APS and IVID 2'b01: enable IVID 2'b1x: enable APS



		Enables over-clocking mode 2 at SVID mode.
3	SVID_OVERCLK2_EN	1'b0: disable SVID over-clocking mode 2 1'b1: enable SVID over-clocking mode 2. The VID is determined by the PMBus command VOUT_COMMAND (21h), but the MP2965 still responds to all CPU SVID commands.
2	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the full-phase count of Rail 2 when MFR_VR_CONFIG (E4h) bit[12:11] = 2'b00.
1:0	PHASE_CNT	2'b00: 1-phase DCM 2'b01: 1-phase CCM 2'b10: 2-phase 2'b11: 3-phase

### MFR \_VBOOT\_SET (E5h) (Page 1)

The MFR\_VBOOT\_SET command on page1 programs the boot up voltage if VBOOT is set with register. This command also provides a bit to enable IMVP9 VID table format.

Command							MF	R_VB0	OOT_S	ΕT						
Format							Uns	signed b	oinary, '	VID						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w							
Function	Х	Х	Х	Х	Х	Х	Х					VBOO	T SET			

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Enables IMVP9 VID table format.
8	IMVP9_EN	1'b0: disable IMVP9 VID table format 1'b1: enable IMVP9 VID table format
7:0	VBOOT_SET	Sets the boot-up voltage of Rail 2 when VBOOT is set with the register (i.e.: MFR_VR_CONFIG2 (09h) bit[12:11] = 2'b00). This bit is in VID format. 1 VID step/LSB.

### MFR\_IIN\_CAL\_OFFSET (E7h) (Page 1)

The MFR\_IIN\_CAL\_OFFSET command on Page 1 sets the input current sense offset.

Command							MFR_	_IIN_C	AL_OF	SET						
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	х	Х	х	Х	Х	Х				IIN_C	AL_OF	FSET			
Bits	Bit Na	ame			Desci	Description										
15:9	RESE	RVED			Unus	ed. X ir	dicates	s that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
8:0	IIN_C	AL_OF	FSET		Sets the input current sense offset in direct and two's complement format. Bit[7] is the sign bit. 31.25mA/LSB.											

## MFR\_CUR\_GAIN (E9h) (Page 1)

The MFR\_CUR\_GAIN command on Page 1 sets the Rail 2 phase current sensing gain. The MP2965 senses the phase current by monitoring the voltage between CS and CS\_SUM. The gain affects the



per-phase current limit. Equation (22) shows the relationship of the current sensing gain/offset and the actual phase current limit.

Command							М	FR_CL	JR_GAI	N						
Format							L	Jnsigne	d binar	у						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w							
Function	Х	Х	Х	Х	Х	Х				PH.	ASE C	UR G	AIN			

Bits	Bit Name	Description
15:10	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
		Sets the phase current sensing gain with the following equation:
9:0	PHASE CUR GAIN	PHASE _CUR _GAIN= $8200 \times R_{cs} \times K_{cs}$
		Where $R_{CS}$ is the phase-current sensing resistor (in $\Omega$ ), $K_{CS}$ is the current sensing gain of the Intelli-Phase (in $\mu A/A$ ).

## MFR\_FS\_LOOP\_CTRL (EBh) (Page 1)

The MFR\_FS\_LOOP\_CTRL command on Page 1 sets the frequency loop hold time and conditions for Rail 2.

Command							MFR	_FS_L	OOP_C	TRL						
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х															
Bits	Bit Na	ame			Desci	ription										
15	RESE	RVED			Unus	ed. X ir	ndicates	that w	rites ar	e ignor	ed and	reads	are alw	ays 0.		
14	FS T	RANS	HOLD	FN			equency s the V					d trans	sient ev	ent is d	letected	d (i.e.:
17	10_1	10110_	_11020			no action	•	ency lo	op regu	ulation	when a	load tr	ansient	t event	is dete	cted
		Holds the frequency loop regulation when the phase count is changed.														
13	FS_P	S_HOL	.D_EN		1'b0: no action 1'b1: hold the frequency loop regulation when the phase count is changed											
					Holds the frequency loop regulation when DVID occurs.											
12	FS_D	VID_H	OLD_E	N		no acti hold th		ency lo	op regi	ulation	when D	VID oc	curs			
11:8	FS_L	00P_H	HOLD_	ТІМЕ			imal ho					loop wh	nen a lo	ad trar	nsient, p	ohase
					Enables the frequency loop.											
7	FS_L	OOP_E	EN				freque freque									
6:0	FS_L	00P_k	KI		Sets t	he frec	uency	loop re	gulation	n paran	neter.	_				

## MFR\_FS (ECh) (Page 1)

The MFR\_FS command on Page 1 sets the switching frequency of Rail 2.



Command								MFF	R_FS							
Format								Dir	ect							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w								
Function	Х	х	х	х	х	х	х				N	IFR F	S			

Bits	Bit Name	Description
15:9	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
8:0	MFR_FS	Sets the switching frequency in direct format. 10kHz/LSB.

## MFR\_OCP\_TOTAL\_SET (EEh) (Page 1)

The MFR\_OCP\_TOTAL\_SET command on Page 1 sets the Rail 2 OCP\_Total-related options and values.

Command		MFR_OCP_TOTAL_SET														
Format							L	Insigne	d binar	y						
Bit	15	14	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Х	OCP_TOTAL_TBLANK OCP_TOTAL_CUR														

Bits	Bit Name	Description
15	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
14:13	OCP_TOTAL_MODE	Sets the OCP_Total action mode.  2'b00: no action 2'b01: latch off 2'b10: hiccup 2'b11: retry six times
12:7	OCP_TOTAL_TBLANK	Sets the blanking time for OCP_Total in direct format. 100µs/LSB.
6:0	OCP_TOTAL_CUR	Sets the Rail 2 per-phase OCP_Total entry threshold in direct format. 1A/LSB.

## MFR\_OCP\_PHASE\_SET (F0h) (Page 1)

The MFR\_OCP\_PHASE\_SET command on Page 1 sets the Rail 2 per-phase valley current limit.

Command		MFR_OCP_PHASE_SET									
Format				Dir	ect						
Bit	7	6	6 5 4 3 2 1 0								
Access	r/w	r/w	r/w r/w r/w r/w r/w								
Function	Х		PHASE_CUR_LIMIT								

Bits	Bit Name	Description
7	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
6:0	PHASE_CUR_LIMIT	Sets the per-phase valley current limit in direct format. 1A/LSB.

# MFR\_OVP\_UVP\_SET (F1h) (Page 1)

The MFR\_OVP\_UVP\_SET command on Page 1 provides two bytes to program the options and values of Rail 2 V<sub>OUT</sub> OVP and UVP.



# MP2965 - DUAL-LOOP, DIGITAL, PWM CONTROLLER FOR VR13.HC/AVSBUS

Command							MFF	R_OVP	_UVP_	SET						
Format							L	Jnsigne	d binar	у						
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		OVP2_BLANK_TIME UVP_BLANK_TIME														

Bits	Bit Name	Description
		Selects the OVP2 action mode.
15:14	OVP2_MODE	2'b00: no action 2'b01: latch off 2'b10: hiccup 2'b11: retry three or six times, determined by bit[13] below
		Sets the number of retry times when bit[15:14] (OVP2_MODE) = 2'b11.
13	OVP2_RETRY_TIMES	1'b1: retry three times 1'b0: retry six times
12:8	OVP2_BLANK_TIME	Sets the OVP2 blanking time. When the OV2 condition remains for longer than the OVP2 blanking time, the OVP2 fault takes action. 50ns/LSB.
		Selects the UVP action mode.
7:6	UVP_MODE	2'b00: no action 2'b01: latch off 2'b10: hiccup 2'b11: retry six times
5:0	UVP_BLANK_TIME	Sets the UVP blanking time. When the UV condition remains for longer than the UVP blanking time, the UVP fault takes action. 20µs/LSB.

# CLEAR\_EEPROM\_FAULTS (FFh) (Page 1)

This command is used to clear the EEPROM fault. This command is write only. There is no data byte for this command.

153



### **PAGE 29 REGISTER MAP**

### PVID\_VID1\_VBOOT1 (81h) (Page 29)

The PVID\_VID1\_VBOOT1 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and V<sub>BOOT</sub> when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID1_VBOOT1														
Format								VID fo	ormat							
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function		PVID1_VBOOT1_R1 PVID1_VBOOT1_R2														

Bits	Bit Name	Description
15:8	DVID4 VDOOT4 D4	Sets the Rail 1 PVID voltage when the PVID1/PVID2/PVID3 = 3'b000. Refer to Table 4 for more information.
15.6	PVID1_VBOOT1_R1	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0V. Refer to Table 2 for more information.
7:0	PVID1 VBOOT1 R2	Sets the Rail 2 PVID voltage when the pins PVID1/PVID2/PVID3 = 3'b000. Refer to Table 4 for more information.
7.0	FVID1_VBOOT1_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0V. Refer to Table 2 for more information.

### PVID\_VID2\_VBOOT2 (82h) (Page 29)

The PVID\_VID2\_VBOOT2 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and V<sub>BOOT</sub> when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID2_VBOOT2														
Format		VID format														
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function		PVID2_VBOOT2_R1 PVID2_VBOOT2_R2														

Bits	Bit Name	Description
45.0	DVID2 VDOOT2 D4	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b001. Refer to Table 4 for more information.
15:8	PVID2_VBOOT2_R1	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.057V. Refer to Table 2 for more information.
7.0	DVIDA VDAGTA DA	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b001. Refer to Table 4 for more information.
7:0	PVID2_VBOOT2_R2	Also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.057V. Refer to Table 2 for more information.

# PVID\_VID3\_VBOOT3 (83h) (Page 29)

The PVID\_VID3\_VBOOT3 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and VBOOT when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID3_VBOOT3														
Format								VID fo	ormat							
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function		PVID3_VBOOT3_R1 PVID3_VBOOT3_R2														

© 2019 MPS. All Rights Reserved.



Bits	Bit Name	Description
15:8	DVID2 VPOOT2 P4	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b010. Refer to Table 4 for more information.
15.0	PVID3_VBOOT3_R1	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.116V. Refer to Table 2 for more information.
7:0	DVIDA VDOGTA DA	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b010. Refer to Table 4 for more information.
7.0	PVID3_VBOOT3_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.116V. Refer to Table 2 for more information.

## PVID\_VID4\_VBOOT4 (84h) (Page 29)

The PVID\_VID4\_VBOOT4 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and  $V_{BOOT}$  when the boot-up voltage is programmed by the BOOT pin.

Command							PVII	D_VID4	_VBO	OT4						
Format								VID fo	ormat							
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function		PVID4_VBOOT4_R1 PVID4_VBOOT4_R2														

Bits	Bit Name	Description
15:8	PVID4 VBOOT4 R1	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b011. Refer to Table 4 for more information.
15.0	PVID4_VBOOT4_RT	This bit also sets the boot up-voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.205V. Refer to Table 2 for more information.
7:0	DV/ID4_1/DQQT4_DQ	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b011. Refer to Table 4 for more information.
7.0	PVID4_VBOOT4_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.205V. Refer to Table 2 for more information.

### PVID\_VID5\_VBOOT5 (85h) (Page 29)

The PVID\_VID5\_VBOOT5 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and  $V_{\text{BOOT}}$  when the boot-up voltage is programmed the BOOT pin.

Command		PVID_VID5_VBOOT5														
Format								VID fo	ormat							
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function		PVID5_VBOOT5_R1 PVID5_VBOOT5_R2														

Bits	Bit Name	Description
15:8	PVID5 VBOOT5 R1	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b100. Refer to Table 4 for more information.
15.6	FVIDS_VBOOTS_KT	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.340V. Refer to Table 2 for more information.
7.0	DVIDE VDOOTE D2	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b100. Refer to Table 4 for more information.
7:0	PVID5_VBOOT5_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.340V. Refer to Table 2 for more information.



### PVID\_VID6\_VBOOT6 (86h) (Page 29)

The PVID\_VID6\_VBOOT6 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and V<sub>BOOT</sub> when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID6_VBOOT6													
Format		VID format													
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0													
Access	rom	om rom rom rom rom rom rom rom rom rom r													
Function		PVID6_VBOOT6_R1 PVID6_VBOOT6_R2													

Bits	Bit Name	Description
15:8	PVID6 VBOOT6 R1	Sets the Rail 1 PVID voltage when the pins PVID1/PVID2/PVID3 = 3'b101. Refer to Table 4 for more information.
15.6	FVIDO_VBOOTO_RT	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.540V. Refer to Table 2 for more information.
7:0	DVIDE VDOOTE D2	Sets the Rail 2 PVID voltage when the pins PVID1/PVID2/PVID3 = 3'b101. Refer to Table 4 for more information.
7.0	PVID6_VBOOT6_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.540V. Refer to Table 2 for more information.

## PVID\_VID7\_VBOOT7 (87h) (Page 29)

The PVID\_VID7\_VBOOT7 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and V<sub>BOOT</sub> when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID7_VBOOT7													
Format		VID format													
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	rom	m rom rom rom rom rom rom rom rom rom ro													
Function		PVID7_VBOOT7_R1 PVID7_VBOOT7_R2													

Bits	Bit Name	Description
15:8	PVID7 VBOOT7 R1	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b110. Refer to Table 4 for more information.
15.6	FVID7_VBOOT7_KT	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.844V. Refer to Table 2 for more information.
7:0	DVIDZ VDOOTZ D2	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b110. Refer to Table 4 for more information.
7.0	PVID7_VBOOT7_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 0.844V. Refer to Table 2 for more information.

### PVID\_VID8\_VBOOT8 (88h) (Page 29)

The PVID\_VID8\_VBOOT8 register on Page 29 provides two bytes to pre-program the PVID voltage in PVID override mode and  $V_{BOOT}$  when the boot-up voltage is programmed by the BOOT pin.

Command		PVID_VID8_VBOOT8													
Format		VID format													
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0													
Access	rom	om rom rom rom rom rom rom rom rom rom r													
Function		PVID8_VBOOT8_R1 PVID8_VBOOT8_R2													



Bits	Bit Name	Description
15:8	DVID9 VPOOT9 B4	Sets the Rail 1 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b111. Refer to Table 4 for more information.
15.6	PVID8_VBOOT8_R1	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 1.301V. Refer to Table 2 for more information.
7:0	DVID9 VDOOT9 D2	Sets the Rail 2 PVID voltage when pins PVID1/PVID2/PVID3 = 3'b111. Refer to Table 4 for more information.
7.0	PVID8_VBOOT8_R2	This bit also sets the boot-up voltage when $V_{\text{BOOT}}$ is set from the BOOT pin and the BOOT pin voltage is 1.301V. Refer to Table 2 for more information.

## PRODUCT\_REV\_USER (F9h) (Page 29)

The PRODUCT\_REV\_USER command on Page 29 provides two bytes for users to record and trip the product revisions.

Command		PRODUCT_REV_USER													
Format		Unsigned binary													
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Access	rom	m rom rom rom rom rom rom rom rom rom ro													
Function		PRODUCT_REV_USER													

Bits	Bit Name	Description
15:0	PRODUCT_REV_USER	Provides two bytes for users to record and trip the product revisions.

## MFR\_STORE\_FAULTS1 (FCh) (Page 29)

The MFR\_STORE\_FAULTS1 register on Page 29 records the fault types of the last power cycle. To clear the fault bits, write 0x0000 to this register and wait 5ms.

Command		MFR_STORE_FAULTS1														
Format		Unsigned binary														
Bit	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Access	rom	m rom rom rom rom rom rom rom rom rom ro														
Function	Х	Х		CS_F	AULT	TRG										

Bits	Bit Name	Description
15:14	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.
13	VTEMP_FAULT_TRG	VTEMP pin fault indicator. When the voltage on the VTEMP pin is higher than 1.25V, this bit indicates that a fault has been triggered.  1'b0: no VTEMP fault 1'b1: VTEMP fault has occurred
12:10	CS_FAULT_TRG	CS_FAULT indicators.  3'b000: no CS fault is detected 3'b001: CS fault has been detected on pin CS1 3'b010: CS fault has been detected on pin CS2 3'b011: CS fault has been detected on pin CS3 3'b100: CS fault has been detected on pin CS4 3'b101: CS fault has been detected on pin CS5 3'b110: CS fault has been detected on pin CS5 3'b111: CS fault has been detected on pin CS6 3'b111: CS fault has been detected on pin CS7

© 2019 MPS. All Rights Reserved.



		VIN_OV fault indicator.
9	VIN_OV_FLAG	1'b0: no VIN_OV fault 1'b1: VIN_OV fault has occurred
		VIN_UVLO fault indicator.
8	VIN_UVLO_FLAG	1'b0: no VIN_UVLO fault 1'b1: VIN_UVLO fault has occurred
		VCCIO fault indicator.
7	VCCIO_FLAG	1'b0: no VCCIO fault 1'b1: VCCIO fault has occurred
		Power stage over-temperature indicator.
6	OTP_FLAG	1'b0: no power stage over-temperature fault has been detected on VTEMP 1'b1: over-temperature fault has been detected on VTEMP
		Rail 1 V <sub>OUT</sub> OVP fault indicator.
5	OVP_FLAG1	1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
		Rail 1 V <sub>OUT</sub> UVP fault indicator.
4	UVP_FLAG1	1'b0: no V <sub>OUT</sub> UV fault 1'b1: V <sub>OUT</sub> UV fault has occurred
		Rail 1 OCP_Total fault indicator.
3	OCP_FLAG1	1'b0: no OCP_Total fault 1'b1: OCP_Total fault has occurred
		Rail 2 Vout OVP fault indicator.
2	OVP_FLAG2	1'b0: no V <sub>OUT</sub> OV fault 1'b1: V <sub>OUT</sub> OV fault has occurred
		Rail 2 V <sub>OUT</sub> UVP fault indicator.
1	UVP_FLAG2	1'b0: no V <sub>OUT</sub> UV fault 1'b1: V <sub>OUT</sub> UV fault has occurred
		Rail 2 OCP_Total fault indicator.
0	OCP_FLAG2	1'b0: no OCP_Total fault 1'b1: an OCP_Total fault has occurred

# MFR\_ STORE\_FAULTS2 (FDh) (Page 29)

The MFR\_STORE\_FAULTS2 register on Page 29 records the PWM fault types of the last power cycle. To clear the fault bits, write 0x0000 to this register and wait 5ms.

Command		MFR STORE FAULTS2													
Format		Unsigned binary													
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											0		
Access	rom	om rom rom rom rom rom rom rom rom rom r													
Function	PWM1 FAULTS PWM2 FAULTS PWM3 FAULTS PWM4 FAULTS												s S		

Bits	Bit Name	Description			
15:12	PWM1_FAULTS	Intelli-Phase fault type indication of phase 1.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over temperature protection 4'b1000: SW-PGND short protection			



11:8	PWM2_FAULTS	Intelli-Phase fault type indication of phase 2.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection					
7:4	PWM3_FAULTS	Intelli-Phase fault type indication of phase 3.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection					
3:0	PWM4_FAULTS	intelli-Phase fault type indication of phase 4.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection					

## MFR\_ STORE\_FAULTS3 (FEh) (Page 29)

The MFR\_STORE\_FAULTS3 register on Page 29 records the PWM fault types of the last power cycle. To clear the fault bits, write 0x0000 to this register and wait 5ms.


Command	MFR_ STORE_FAULTS3															
Format	Unsigned binary															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom	rom
Function	PWM5_FAULTS		PWM6_FAULTS			Х	Х	Х	Х	PWM7_FAULTS			S			


Bits	Bit Name	Description				
15:12	PWM5_FAULTS	Intelli-Phase fault type indication of phase 5.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection				
11:8	PWM6_FAULTS	Intelli-Phase fault type indication of phase 6.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection				
7:4	RESERVED	Unused. X indicates that writes are ignored and reads are always 0.				
3:0	PWM7_FAULTS	Intelli-Phase fault type indication of phase 7.  4'b0000: no fault 4'b0001: VIN-SW short 4'b0010: current-limit protection 4'b0100: over-temperature protection 4'b1000: SW-PGND short protection				




## **PACKAGE INFORMATION**

## QFN-48 (6mmx6mm)







#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) JEDEC REFERENCE IS MO-220, VARIATION VJJE-1.
- 5) DRAWING IS NOT TO SCALE.

#### RECOMMENDED LAND PATTERN

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.