MP28167-N



2.8V to 22V V_{IN}, 3A I_{OUT}, Integrated Buck-Boost Converter with Four MOSFETS and PG Indication

DESCRIPTION

The MP28167-N is an integrated, synchronous buck-boost converter with four MOSFETs capable of regulating the output voltage (V_{OUT}) across a wide 2.8V to 22V input voltage (V_{IN}) range with high efficiency. The integrated V_{OUT} scaling and adjustable output constant current (CC) limit functions meet USB power delivery (PD) requirements.

The MP28167-N uses constant-on-time (COT) control in buck mode and constant-off-time control in boost mode, providing fast load transient response and smooth buck-boost mode transient. The MP28167-N provides automatic pulse-frequency modulation (PFM)/pulse-width modulation (PWM) mode and forced PWM mode. It also provides a configurable output CC limit, which supports flexible design for different applications.

Full protection features include over-current protection (OCP), over-voltage protection (OVP), under-voltage protection (UVP), configurable soft start (SS), and thermal shutdown.

The MP28167-N is available in a QFN-16 (3mmx3mm) package.

FEATURES

- Configurable Output Voltage (V_{OUT}) via the Feedback (FB) Pin
- Wide 2.8V to 22V Operating Input Voltage (V_{IN}) Range
- 0.08V to 1.637V Reference Voltage (V_{REF}) Range with 0.8mV Resolution via the Digital Interface ⁽¹⁾ (Default 1V V_{REF})
- Up to 3A Output Current (I_{OUT}) or 4A Input Current (I_{IN})
- Four Low On Resistance (R_{DS(ON)}), Internal Buck Power MOSFETs
- Adjustable Accurate Output Constant Current (CC) Limit with Internal Sensing MOSFET via the Digital Interface
- 500kHz, 750kHz, 1MHz, or 1.25MHz Selectable Switching Frequency (f_{SW})
- Output Over-Voltage Protection (OVP) with Hiccup Mode
- Output Short-Circuit Protection (SCP) with Hiccup Mode
- Over-Temperature Warning and Shutdown
- Power Good (PG) Indication
- One-Time Programmable Non-Volatile Memory
- Configurable via the Digital Interface: Line Drop Compensation, PFM/PWM Mode, Soft Start (SS), OCP, and OVP
- Configurable Enable (EN) Shutdown Discharge
- Available in a QFN-16 (3mmx3mm) Package

MPL Optimized Performance with MPS Inductor MPL-AL6050 Series

APPLICATIONS


- Solid-State Drives (SSDs)
- USB Power Delivery (PD) Sourcing Ports
- Buck-Boost Bus Supplies
- Networking and Servers


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.


Note:

1) f_{SW} decreases for applications where V_{OUT} is below 3V.

TYPICAL APPLICATION







ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP28167GQ-N	QFN-16 (3mmx3mm)	See Below	4
EVKT-MP28167-N	Evaluation kit	See Below	I

* For Tape & Reel, add suffix -Z (e.g. MP28167GQ-N-Z).

TOP MARKING

CAVY LLLL

CAV: Product code of MP28167GQ-N Y: Year code LLLL: Lot number

EVALUATION KIT EVKT-MP28167-N

EVKT-MP28167-N kit contents (items below can be ordered separately):

#	Part Number	Item	Quantity
1	EV28167-N-Q-00A	MP28167-N evaluation board	1
2	EVKT-USBI2C-02	Includes one USB to digital interface, one USB cable, and one ribbon cable	1

Order directly from MonolithicPower.com or our distributors.





Figure 1: EVKT-MP28167-N Evaluation Kit Set-Up



PACKAGE REFERENCE

PIN FUNCTIONS

Pin #	Name	Description
1	IN	Input voltage. IN is the drain of the internal power device, and provides power to the entire chip. The MP28167-N operates from a 2.8V to 22V input voltage (V_{IN}) range. A capacitor (C_{IN}) is required to prevent large voltage spikes at the input. Place C_{IN} as close to the IC as possible.
2, 11	GND	Power ground. GND is the reference ground of the regulated output voltage (V_{OUT}). GND requires extra consideration during PCB layout. Connect GND using copper traces and vias.
3	EN	On/off control for the entire device. Pull EN high to turn the converter on; pull EN low or float EN to turn it off. EN has an internal $2M\Omega$ pull-down resistor connected to ground.
4	PG	Power good output. PG indicates the VOUT status.
5	SCL	Digital interface clock pin. SCL can support a digital interface clock up to 3.4MHz. If not used, SCL should be pulled up to VCC.
6	SDA	Digital interface data pin. If not used, SDA should be pulled up to VCC.
7	OC	Output constant current (CC) limit setting.
8	FB	Feedback. To set V _{OUT} , connect FB to the tap of an external resistor divider that is connected between the output and GND.
9	VCC	Internal 3.65V low-dropout (LDO) regulator output. Decouple VCC using a 1µF capacitor.
10	AGND	Analog ground. Connect AGND to GND using a single point.
12	OUT	Output power. Place the output capacitor (C_{OUT}) close to OUT and GND.
13	BST2	Bootstrap. Connect a 0.1μ F capacitor between SW2 and BST2 to form a floating supply across the high-side MOSFET (HS-FET) driver.
14	SW2	Second half-bridge switching node. Connect one end of the inductor to SW2 to allow the current to run through the bridge.
15	SW1	First half-bridge switching node. Connect one end of the inductor to SW1 to allow the current to run through the bridge.
16	BST1	Bootstrap. Connect a 0.1μ F capacitor between SW1 and BST1 to form a floating supply across the HS-FET driver.

ABSOLUTE MAXIMUM RATINGS (2)

Input voltage (V _{IN})	
V _{OUT}	24V
V _{SWx} (DC)	-0.3V to +24.3V
V _{SWx} (10ns)	7V to +26V
V _{BSTx}	
V _{EN}	0.3V to +26V
V _{PG}	0.3V to +5.5V
All other pins	0.3V to +4V
Continuous power dissipation (T	_A = 25°C) ^{(3) (6)}
	4.8W
Junction temperature (T _J)	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

ESD Ratings

Human body model (HBM)	±2kV ⁽⁴⁾
Charged-device model (CDM)) ± 2kV ⁽⁵⁾

Recommended Operating Conditions ⁽⁶⁾

Operating input voltage (V_{IN}) range .2.8V to 22V Output voltage (V_{OUT}) range......1V to 20.47V Output current (I_{OUT})......3A continuous current Input current (I_{IN}).....4A continuous current Operating junction temp (T_J)....-40°C to +125°C

.. °C/W

JESD51-7 ⁽⁸⁾	⁾ 50	. 12.

Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the converter may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Per JEDEC specification JESD22-A114. JEDEC document JEP155 states that 500V human-body model (HBM) allows for safe manufacturing with a standard ESD control process.
- Per JEDEC specification JESD22-C101. JEDEC document JEP157 states that a 250V charged-device model (CDM) allows for safe manufacturing with a standard ESD control process.
- 6) The device is not guaranteed to function outside of its operating conditions.
- 7) Measured on an EV28167-N-Q-00A, 4-layer PCB, 64mmx64mm.
- 8) Measured on a JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +125°C $^{(9)}$, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Shutdown current	Isd	$V_{EN} = 0V$		2	8	μA
Quiescent current	lα	No switching, the digital interface sets PFM mode		1		mA
Enable (EN) rising threshold	VEN_RISING		1	1.1	1.2	V
EN hysteresis	Ven_hys			110		mV
EN pull-down resistance	Ren	$V_{EN} = 2V$		2		MΩ
EN on to the output voltage (V _{OUT}) exceeds 90% delay	t DELAY	See Figure 7 on page 24		3.6		ms
VCC regulator voltage	Vcc		3.3	3.65	4	V
VCC load regulation	V _{CC_LOG}	VCC current (I _{CC}) = 10mA		1		%
Input voltage (V _{IN}) under- voltage lockout (UVLO) rising threshold	Vin_uvlo_ rising		2.50	2.65	2.8	V
V _{IN} UVLO hysteresis	VUVLO_HYS			160		mV
Power Converter						
High-side MOSFET (HS-FET) on resistance	RDS(ON)_HS	MOSFET A (SWA) and MOSFET D (SWD)		25	40	mΩ
Low-side MOSFET (LS-FET) on resistance	R _{DS(ON)_LS}	MOSFET B (SWB) and MOSFET C (SWC)		21	35	mΩ
	N/	T _J = 25°C	990	1000	1010	mV
Feedback (FB) voltage	V _{FB}	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	985	1000	1015	mV
FB current	I _{FB}	V _{FB} = 1.05V		10		nA
Output discharge resistance	RDIS			60	100	Ω
		$V_{EN} = 0V, V_{SWx} = 22V, T_J = 25^{\circ}C$			1	μA
Switch leakage	Isw_lkg	$V_{EN} = 0V, V_{SWx} = 22V,$ T _J = -40°C to +125°C			5	μA
	fsw1	FREQ = 00 (500kHz), TJ = 25°C		520		kHz
	f _{SW2}	FREQ = 01 (750kHz), T _J = 25°C		750		kHz
Switching frequency	fsw3	FREQ = 10 (1MHz), T _J = 25°C		1		MHz
	fsw4	FREQ = 11 (1.25MHz), T _J = 25°C		1.25		MHz
Minimum on time (10)	ton_min1	SWA, SWB, SWC, and SWD		160		ns
Maximum duty cycle	D _{MAX}	Buck mode, FREQ = 00 (500kHz)		85		%
Minimum duty cycle (10)	DMIN	Boost mode, FREQ = 00 (500kHz)		15		%
Soft-start time	tss	Can be set via the digital interface, VREF = 0V to 1V, default tss		3.5		ms
Protection						
Output over-voltage protection (OVP)	V _{OVP_R}		150	160	170	% of V _{REF}
Output OVP recovery	Vovp_f		130	140	150	% of V _{REF}
LS-FET B valley current limit (ILIMIT)	ILIMIT2	MOSFET B	6	8	10	А

MP28167-N Rev. 1.0 10/24/2023 MPS Pro

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +125°C $^{(9)},$ typical values are tested at T_J = 25°C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units
LS-FET C peak ILIMIT	ILIMIT3	MOSFET C		10		Α
Average output current	I _{OUT_LIMIT1}	$V_{OUT} = 5V$, $T_J = 0^{\circ}C$ to 125°C temp range, configurable via the digital interface, IOUT_LIM bits = 14	0.85	1	1.15	A
(I _{OUT}) ⁽¹⁰⁾	Iout_limit2	$V_{OUT} = 5V$, $T_J = 0^{\circ}C$ to 125°C temp range, configurable via the digital interface, IOUT_LIM bits = 46	3.325	3.5	3.675	A
Output UVP threshold	Vuvp	20µs deglitch time, the UVP falling threshold is triggered	45	50	55	% of V _{REF}
Power good (PG) threshold	V _{PG_RISING}	Vout from low to high	85	90	95	% of V _{REF}
	$V_{PG_FALLING}$	Vout from high to low		80	85	% of V _{REF}
PG sink current capability	Vpg_low	Sink 4mA			0.4	V
PG leakage	Ipg_lkg	V _{PULL} = 5V			5	μA
Thermal shutdown threshold ⁽¹⁰⁾	T _{SD}			150		°C
Thermal shutdown hysteresis ⁽¹⁰⁾	T _{SD_HYS}			20		°C
Digital Interface Specification	ns ⁽¹⁰⁾					
Input logic high voltage	Vin_high	V_{DD} is pulled up from 1.8V to 5V	1.4			V
Input logic low voltage	VIN_LOW				0.4	V
Output logic low voltage	Vout_low				0.4	V
SCL clock frequency	f _{SCL}			400	3400	kHz
SCL high time	tнigн		60			ns
SCL low time	tLOW		160			ns
Data set-up time	tsu_data		10			ns
Data hold time	thd_data		0	60		ns
Set-up time for a repeated start condition	tsu_start		160			ns
Hold time for a repeated start condition	thd_start		160			ns
Bus free time between a start and a stop condition	tbus_free		160			ns
Set-up time for a stop condition	t _{SU_STOP}		160			ns
SCL and SDA rising time	trise		10		300	ns
SCL and SDA falling time	t _{FALL}		10		300	ns
Suppressed spike pulse-width	t SPIKE		0		50	ns
Bus line capacitance	CBUS				400	pF

Notes:

9) All min and max values are tested at $T_J = 25^{\circ}$ C. Over-temperature (OT) limits are guaranteed by design, characterization, and correlation. 10) Guaranteed by engineering sample characterization.


TYPICAL CHARACTERISTICS


 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$, $V_{OUT} = 12V$, $L = 2.2\mu$ H, $f_{SW} = 1$ MHz, $T_A = 25^{\circ}$ C, unless otherwise noted.






TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.








EN Bit Shutdown through the Digital Interface Load = 0A




EN Bit Shutdown through the Digital Interface









 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.





Shutdown through EN Load = 3A





Start-Up through VIN














 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.







Steady State


Auto-PFM/PWM mode, $V_{OUT} = 12V$, load = 0A, fsw = 1.25MHz




Steady State Auto-PFM/PWM mode, $V_{OUT} = 12V$, load = 3A, f_{SW} = 1.25MHz











MP28167-N Rev. 1.0 10/24/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.


 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.






Load Transient Response


 $V_{\text{IN}} = 12V, \, V_{\text{OUT}} = 12V, \, I_{\text{OUT}} = 0A \text{ to } 1.5A,$ slew rate = 150mA/µs, no line drop compensation






 V_{IN} = 12V, V_{OUT} = 12V, I_{OUT} = 1.5A to 3A, slew rate = 150mA/µs, no line drop compensation






SCP Entry with Hiccup Mode




MP28167-N Rev. 1.0 10/24/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

 V_{IN} = 12V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.




CC Current Limit Entry


Tested with an electronic load in constant-voltage (CV) mode



CH1: Vour CH2: SW1 CH3: SW2 CH4: IL

VOUT OVP with Hiccup Mode






CH4: I∟


TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 6V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.





CH1: Vour CH2: SW1 CH3: SW2


EN Bit Shutdown through the Digital Interface




EN Bit Shutdown through the Digital Interface










 $V_{IN} = 6V$, $V_{OUT} = 12V$, $L = 2.2\mu$ H, $f_{SW} = 1$ MHz, $T_A = 25$ °C, unless otherwise noted.






Start-Up through VIN Load = 0Å CH1: Vout CH2: SW1 CH3: SW2 CH4: IL









Shutdown through EN CH1: Vout CH2: SW1 CH3: SW2


 V_{IN} = 6V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.







Steady State


Auto-PFM/PWM mode, $V_{OUT} = 12V$, load = 0A, f_{SW} = 1.25MHz






Steady State Auto-PFM/PWM mode, V_{OUT} = 12V, load = 1.4A, f_{SW} = 1.25MHz





 V_{IN} = 6V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.




Load Transient Response

slew rate = 150mA/µs, no line drop


compensation


VIN = 6V, VOUT = 12V, IOUT = 0A to 0.7A,




Load Transient Response


 $V_{\text{IN}}=6V,\,V_{\text{OUT}}=12V,\,I_{\text{OUT}}=0.7A$ to 1.4A, slew rate = 150mA/µs, no line drop compensation









SCP Entry with Hiccup Mode




 V_{IN} = 6V, V_{OUT} = 12V, L = 2.2µH, f_{SW} = 1MHz, T_A = 25°C, unless otherwise noted.




CC Current Limit Entry Tested with an electric load in CV mode




CC Current Limit Steady State









FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP28167-N is an integrated buck-boost converter with four MOSFETs that can operate in constant-on-time (COT) control mode with a fixed frequency. This provides fast transient response during buck, boost, and buck-boost mode. A special buck-boost control strategy provides high efficiency across the entire input voltage (V_{IN}) range and smooth transient between different modes.

Buck-Boost Operation

The MP28167-N can regulate the output voltage (V_{OUT}) to be above, below, or equal to V_{IN} . Figure 2 shows a power structure with one inductor and the four MOSFETs (SWA, SWB, SWC, and SWD).





Figure 2: Buck-Boost Topology

The MP28167-N can operate in buck mode, boost mode, or buck-boost mode with different V_{IN} inputs (see Figure 3).






Buck Mode

When V_{IN} significantly exceeds V_{OUT} , the MP28167-N operates in buck mode. In buck mode, SWA and SWB switch for buck regulation. SWC turns off, and SWD remains on to conduct the inductor current (I_L).

SWA works with COT control, and SWB turns on as a complement of SWA. In each cycle, SWB turns on to conduct I_{L} .

If I_L drops to the buck comparator (COMP_BUCK) voltage (V_{COMP_BUCK}), SWB turns off and SWA turns on for a fixed on time (t_{ON}). Then SWB turns on again, and the operation repeats. The COMP_BUCK signal is the error amplifier (EA) output from the V_{OUT} feedback and internal feedback (FB) reference voltage (V_{REF}) (see Figure 4).






Figure 4: Buck Waveform

Boost Mode

When V_{IN} is significantly below V_{OUT} , the MP28167-N operates in boost mode. In boost mode, SWC and SWD switch for boost regulation. SWB turns off, and SWA turns on to conduct I_L .

During each period, SWC remains off with COT control, while SWD turns on as a complement of SWC to boost I_L to the output. In each cycle, SWC turns on to conduct I_L . When I_L reaches boost comparator (COMP_BOOST) voltage (V_{COMP_BOOST}), SWD turns on and SWC turns off for a fixed off time (t_{OFF}). During this period, SWD turns on to regulate V_{OUT} (see Figure 5).




Figure 5: Boost Waveform

Buck-Boost Mode

When V_{IN} is almost equal to V_{OUT} , the MP28167-N cannot provide enough energy to operate in buck mode due to SWA's minimum t_{OFF} (t_{OFF} _MIN), or it supplies too much power to V_{OUT} in boost mode due to SWC's minimum t_{ON} (t_{ON} _MIN). The IC uses buck-boost mode to regulate V_{OUT} in these conditions.

If V_{IN} drops and SWA's t_{OFF} is close to the minimum buck t_{OFF} in buck mode, then the device enters buck-boost mode. Once the next cycle starts after the SWA and SWD (the buck high-side MOSFET [HS-FET]) t_{ON} , the boost starts up with the SWA and SWC (the boost low-side MOSFET [LS-FET]) on.

SWA and SWD turn on again for the boost mode resting period (the boost HS-FET is on). After the boost period elapses, the buck period starts, and SWB and SWD turn on until I_L drops to V_{COMP_BUCK} . Then SWA and SWD turn on until the next boost period begins. Buck and boost switching work with a one-interval period. This is called buck-boost mode.

Figure 6 shows the buck-boost waveform when V_{IN} exceeds V_{OUT} (the buck to buck-boost transient).




Figure 6: Buck to Buck-Boost Transient

If V_{IN} rises and the SWC t_{ON} is close to the boost t_{ON_MIN} in boost mode, then buck-boost mode is enabled. After the boost constant-off-time period (SWA and SWD on), SWB and SWD turn on until I_L drops to V_{COMP_BUCK} .

Once I_L drops to V_{COMP_BUCK} , SWA and SWD turn on for the buck t_{ON} , which is followed by boost switching (SWA and SWC on). Buck and boost switching work with a one-interval period.

Figure 7 shows the buck-boost waveform when V_{OUT} exceeds $V_{\text{IN}}.$




Figure 7: Boost to Buck-Boost Waveform

If V_{IN} exceeds 130% of V_{OUT} in buck-boost mode, the MP28167-N transitions from buck-boost mode to buck mode. If V_{IN} drops below 20% of V_{OUT} , the MP28167-N transitions from buckboost mode to boost mode.

Operation Mode Selection

The MP28167-N works with a fixed frequency under heavy-load conditions. When the load current decreases, the MP28167-N operates in forced continuous conduction mode (FCCM) or pulse-skip mode (PSM) based on the MODE register setting.

Forced Continuous Conduction Mode (FCCM)

In forced continuous conduction mode (FCCM), the buck t_{ON} and boost t_{OFF} are determined by the internal circuit. This achieves a fixed frequency based on the V_{IN} / V_{OUT} ratio. When the load decreases, the average input current (I_{IN}) drops, and I_L may go negative from the output to the input during t_{OFF} (SWD on). This forces I_L to work in continuous mode with a fixed frequency, producing a lower V_{OUT} ripple (ΔV_{OUT}) than in PSM mode.

Pulse-Skip Mode (PSM)

If I_L drops to 0A in pulse-skip mode (PSM), SWD turns off to prevent the current from flowing from output to the input, forcing I_L to work in discontinuous conduction mode (DCM). Meanwhile, the internal t_{OFF} clock stretches once the MP28167-N enters DCM. The switching frequency (f_{SW}) decreases as the I_L conduction period shortens, which reduces power loss and ΔV_{OUT} .

If V_{COMP_BUCK} drops to the PSM threshold (even if the IC stretches f_{SW}), the MP28167-N stops switching to further reduce the switching power loss.

The MP28167-N recovers switching once V_{COMP_BUCK} exceeds the PSM threshold. The switching pulse skips based on V_{COMP_BUCK} under very light-load conditions. PSM has a much higher efficiency than FCCM at light loads; however, PSM may have a higher ΔV_{OUT} due to the group switching pulse.

Internal VCC Regulator

The internal 3.65V regulator (VCC) powers most of the internal circuitry. VCC takes V_{IN} and operates across the entire V_{IN} range. If V_{IN} exceeds 3.65V, the regulator's output is in full regulation. If V_{IN} drops below 3.65V, the regulator's output decreases with V_{IN} . Decouple VCC using an external 1µF ceramic capacitor.

Enable (EN) Control

The MP28167-N has an enable (EN) control pin that turns the device on and off. Pull EN high to turn on the IC on; pull EN low or float EN to turn it off.

If EN is pulled down when output discharge is enabled, the MP28167-N shuts down after 55ms. The digital interface register only resets to its default value once the MP28167-N experiences this type of shutdown. If EN is pulled high within 55ms, then the digital interface register is not reset, and the MP28167-N enables the output using the previous register setting.

If output discharge is disabled, the MP28167-N shuts down when EN is pulled down for longer than 100μ s. The digital interface register is reset after a 100μ s delay.




Figure 8: EN On/Off Logic for Resetting the Digital Interface Register

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient V_{IN} . The UVLO comparator monitors V_{IN} , and enables or disables the entire IC accordingly.

Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (V_{SS}) that ramps up from 0V to 3.65V. If V_{SS} is below V_{REF} , then the EA uses V_{SS} as the reference. If V_{SS} exceeds V_{REF} , then the EA uses V_{REF} as the reference.

If the output is pre-biased to a certain voltage during start-up, the IC disables both HS-FET and LS-FET switching until V_{SS} exceeds the internal feedback voltage (V_{FB}) (see Figure 9).




Figure 9: EN On to VOUT Exceeds 90% Delay

Power Good (PG)

The MP28167-N uses a power good (PG) output to indicate whether V_{OUT} is ready. PG is an opendrain output. Connect PG to VCC or <5.5V voltage source via a pull-up resistor (e.g. 100k Ω). When V_{IN} is applied, PG is pulled down to ground before internal SS is ready. When V_{OUT} exceeds 90% of V_{REF}, PG is pulled high.

During normal operation, PG is pulled low when V_{OUT} drops below 80% of V_{REF} or V_{OUT} exceeds 150% of $V_{\text{REF}}.$

If EN is low or OTP occurs during UVLO, PG is pulled low immediately. If an over-current (OC) fault occurs, PG pulls low when V_{OUT} drops below 80% of V_{REF} . If an over-voltage (OV) fault occurs, PG pulls low when V_{OUT} exceeds 160% of V_{REF} .

Over-Current Protection (OCP)

The MP28167-N has a constant current (CC) limit control loop to limit the average output current (I_{OUT}). The SWA, SWB, SWC, and SWD current information is sensed, and then an algorithm calculates the average I_{OUT} .

When I_{OUT} exceeds the current-limit threshold, V_{OUT} drops.

There are two conditions that can trigger OCP:

- 1. If V_{OUT} exceeds 3V, V_{FB} drops below 50% of V_{REF} , and V_{OUT} drops below 3V. Then the MP28167-N enters hiccup mode or latch-off mode according to the digital interface setting.
- 2. If V_{OUT} is below or equal to 3V, and V_{OUT} drops below the under-voltage protection (UV) threshold (typically 50% below V_{REF}), then the MP28167-N enters hiccup mode or latch-off mode according to the digital interface setting.

In hiccup mode, the MP28167-N stops switching and recovers automatically with 12.5% a duty cycle. In latch-off mode, the MP28167-N stops switching until the IC restarts (by cycling the power on VIN or EN, or toggling the EN bit).

Over-Voltage Protection (OVP)

The MP28167-N monitors a resistor-divided V_{FB} to detect whether an output over-voltage (OV) fault has occurred. When V_{FB} exceeds 160% of the target voltage, the over-voltage protection (OVP) comparator output goes high. The output-to-ground discharge resistor turns on.

The OUT pin has an absolute OVP function. Once V_{OUT} exceeds the absolute OVP threshold (23V), the MP28167-N stops switching and the OUT discharge resistor turns on to discharge the output to ground.

Start-Up and Shutdown

If V_{IN} exceeds its UVLO rising threshold and the EN voltage (V_{EN}) exceeds its rising threshold, the device is enabled. The reference block starts up first to generate a stable V_{REF} and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitry.

Three events can shut down the chip: V_{EN} going low, V_{IN} going low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid triggering any faults. Then V_{COMP_BUCK} , V_{COMP_BOOST} , and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.

Output Discharge

The MP28167-N has an output discharge function that provides a resistive discharge path for the external output capacitor (C_{OUT}). Output discharge is active when the part is disabled (V_{IN} is below the UVLO threshold or EN is off). If VCC is still active, the discharge path turns off when V_{OUT} drops below 50mV or after the 50ms maximum timer has elapsed. Output discharge can also be disabled via the digital interface.

Thermal Warning and Thermal Shutdown

Thermal warning and thermal shutdown prevent the part from operating at exceedingly high temperatures. If the silicon die temperature exceeds 120°C, then the OTW bit is set to 1. Once the temperature falls below its lower threshold (typically 100°C), then the OTW bit is set to 0.

If the silicon die temperature exceeds 150°C, the entire chip shuts down. Once the temperature falls below its lower threshold (typically 130°C), the chip is enabled. Thermal shutdown is a nonlatch protection.

DIGITAL INTERFACE

Digital Interface

The digital interface is a two-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage externally when they are idle. A master device connected to the line generates the SCL signal and device address to arrange the communication sequence.

The MP28167-N is a digital interface slave, which supports both fast mode (400kHz) and high-speed mode (3.4MHz). The digital interface adds flexibility to the power supply solution. V_{OUT} , the transition slew rate, and other parameters can be controlled instantaneously via the digital interface. If the master sends an 8-bit value, then the 7-bit address should be followed by a 0 or 1 to indicate a write or read operation, respectively.

Start and Stop Commands

Start (S) and stop (P) commands are signaled by the master device, which signifies the beginning and end of the digital interface transfer. A start command is defined as the SDA signal transitioning from high to low while the SCL is high. A stop command is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 9).




Figure 10: Start and Stop Conditions

The master generates the SCL clocks, then transmits the device address and the read/write (R/W) direction bit on the SDA line.

Transfer Data

Data is transferred in 8-bit bytes by the SDA line. Each byte of data must be followed by an acknowledge (ACK) bit.

Digital Interface Update Sequence

The MP28167-N requires a start condition, valid digital interface address, register address byte, and data byte for a single data update. The MP28167-N acknowledges each byte that has been received by pulling the SDA line low during the high period of a single clock pulse. A valid digital interface address selects the MP28167-N. The MP28167-N performs an update on the falling edge of the LSB byte. Figure 11, Figure 12 on page 28, and Figure 13 on page 28 show examples of digital interface write and read sequences.

Digital Interface Start-Up Timing

Digital interface functionality is enabled once the EN pin is active and V_{IN} exceeds the UVLO rising threshold. The digital interface works during OCP, OVP, and thermal shutdown.





Figure 11: Digital Interface Write Example (Write Single Register)





DIGITAL INTERFACE REGISTER MAP

Add (Hex)	Name	R/W	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]				
00	VREF_L	R/W		RESERVED VREF_DATA_BIT_LOW [2:0] ⁽¹¹⁾										
01	VREF_H	R/W			VREF	DATA BIT HI	GH [10:3] ⁽¹	1)						
02	VREF_GO	R/W			RESERVE	ED			PG_DELAY_ EN ⁽¹¹⁾	GO_ BIT				
03	IOUT_LIM	R/W	RESERVED	Output curr	ent-limit thr	eshold (0A to	6.35A, 50m	A step for 2	1.5kΩ OC resistor) ⁽¹¹⁾				
04	CTL1	R/W	EN ⁽¹¹⁾	EN (11) HICCUP_OCP DISCHG _OVP (11) _EN (10) MODE (11) FREQ (11) RE		RESERVE	ED							
05	CTL2	R/W	LINE_DRC	DP_COMP (11)	S	S ⁽¹¹⁾		RE	SERVED					
06	RESERVED	R		RESERV	ED (all bits	are set to "0")			RESERVE	ED				
07	RESERVED	R				RESERVI	ED							
08	RESERVED	R				RESERVI	ED							
09	Status	R	PG	OTP	OTW	CC_CV		RE	SERVED					
0A	INTERRUPT	W1C (12)	OTEMPP_ ENTER	OT_WARNING _ENTER	OC_ ENTER	OC_ RECOVER	UVP_ FALLING	OTEMPP _EXIT	OT_WARNING _EXIT	PG_ RISING				
0C	ID1	R		One-time programmable memory configuration code										
27	MFR_ID	R	Manufacturer ID: b '0000 1001'											
28	DEV_ID	R	Device ID: b '0101 1000'											
29	IC_REV	R			IC	revision: b '00	000 0001'							

Notes:

11) These items have a one-time programmable non-volatile memory. The one-time programmable memory is reloaded to the digital interface register when V_{IN} exceeds the UVLO rising threshold or during a shutdown through EN. 12) Write "0xFF" to this register to reset the interrupt.

REGISTER DESCRIPTION

Digital Interface Bus Slave Address

The MP28167-N digital interface slave address is fixed as 60h.

Output Reference Voltage (VREF) Setting (00h and 01h)

Registers VREF_L H (00h) and VREF_ and (01h) set the reference voltage (V_{REF}), and are in an 11-bit direct format.

VREF												Name				
Direct, unsigned binary integer													Format			
2:0]	REF_L D[2	VREF_H D[7:0] VREF_L D[N/A				Register Name
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Bit
R/W	V R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			N/A			Access
w	Data bit lov	D				it high	Data b						N/A			Function
I															Default	
		N/A 1250 integer							Value							
c			<u>R/W</u>		-	it high		R/W	R/W	R/W			N/A			Function Default

 V_{REF} can be calculated with Equation (1):

$$V_{\text{REF}}(\text{mV}) = \text{V} \times 0.8 \tag{1}$$

Where V is an 11-bit unsigned binary integer of VREF[10:0] between 0 and 2047.

The V_{REF} resolution is 0.8mV/LSB. The V_{REF} changing slew rate is fixed at 0.08mV/ μ s (see the GO_BIT D[0] section for more details on how to set V_{REF}).

VREF_GO (02h)

The VREF_GO command determines whether the output V_{REF} can be changed based on the output V_{REF} registers 00h and 01h (GO_BIT), and whether power good (PG) has a 100µs rising delay (PG_DELAY_EN).

Bits	Access	Bit Name	Default	Description
				Sets the PG rising delay time.
D[1]	R/W	PG_DELAY_EN	0	0: No PG delay 1: PG has a 100µs rising delay
D[0]	R/W		0	Determines whether the output V_{REF} can be changed based on registers 00h and 01h.
	FX/ V V	GO_BIT	0	0: V _{REF} cannot be changed 1: V _{REF} can be changed

PG_DELAY_EN

When PG_DELAY_EN = 0, there is no PG delay. When PG_DELAY_EN D[1] = 1, PG experiences a 100µs rising delay. The default value is 0.

GO_BIT

When GO_BIT = 0, V_{REF} does not change. When GO_BIT = 1, V_{REF} changes according to registers 00h and 01h. After V_{REF} scaling is complete, GO_BIT is reset to 0 automatically.

The MP28167-N can be controlled as V_{REF} begins to change. Set GO_BIT to 1 to allow V_{REF} to change according to registers 00h and 01h. When the V_{REF} change is complete (the internal V_{REF} reaches its target value), GO_BIT is reset to 0 automatically. This prevents a false V_{REF} scaling operation.

First write V_{REF} (registers 00h and 01h), and then write GO_BIT to 1. V_{REF} changes based on the new register setting. GO_BIT resets to 0 when V_{REF} reaches its new value. The host can read GO_BIT to

determine whether V_{REF} scaling is complete. Output discharge is enabled when GO_BIT = 1. This causes V_{OUT} to decrease under light-load conditions.

IOUT_LIM (03h)

The IOUT_LIM command sets the output current limit (I_{OUT_LIMIT}) threshold.

Name		IOUT_LIM											
Format		Direct, unsigned binary integer											
Bit	7												
Access	N/A	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Default Value (3.5A)	N/A				70 integer								

IOUT_OC can be calculated with Equation (2):

$$OUT_OC(A) = IOUT_LIM \times 0.05$$
(2)

Where IOUT_LIM is a 7-bit unsigned binary integer of register IOUT_LIM, bits D[6:0]; and the IOUT_OC resolution is 50mA/LSB (6.35A maximum).

The OC resistor connected should be $21.5k\Omega$ when using the IOUT_LIM register. Add a 22nF filter capacitor (C6) on OC to stabilize the constant current (CC) loop. IOUT_LIM can be configured via the digital interface. If the CC threshold should be changed after the MP28167-N has already entered CC limit operation, it is recommended to change the CC threshold step by step (e.g. 50mA per step) instead of changing the current value to the final value.

CTL1 (04h)

The CTL1 command sets the EN bit functionality, over-current protection (OCP) fault response mode, over-voltage protection (OVP) fault response mode, and switching frequency (f_{SW}). It also enables the output discharge function (DISCHG_EN), as well as automatic pulse-frequency modulation (PFM)/pulse-width modulation (PWM) mode or forced PWM.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	EN	1	Enables the device. When the external EN pin is low, the converter is off, and the digital interface shuts down. When EN is high, the EN bit turns the part on or off. 1: Enables the device 0: Disables the device
				Selects the OCP and OVP fault response mode.
D[6]	R/W	HICCUP_ OCP_OVP	1	1: Hiccup mode 0: Latch-off mode
				Enables output discharge.
D[5]	R/W	DISCHG_EN	1	 Enabled, output discharge occurs during a shutdown through EN or VIN Disabled
DIA				Enables auto-PFM/PWM mode or forced PWM mode. The default is forced PWM mode under light-load conditions.
D[4]	R/W	MODE	1	0: Enables auto-PFM/PWM mode 1: Enables forced PWM mode
				Sets fsw.
D[3:2]	R/W	FREQ	00	00: 500kHz 01: 750kHz 10: 1MHz 11: 1.25MHz

CTL2 (05h)

E

The CTL2 command sets the line drop compensation (LINE_DROP_COMP) and soft-start time (tss).

Bits	Access	Bit Name	Default	Description		
	R/W	LINE_DROP_ COMP	00	Sets the V_{OUT} line drop compensation (the compensated voltage $[V_{\text{LINE}}]$ vs. the load feature).		
D[7:6]				00: No compensation 01: V _{OUT} compensates 60mV when I _{OUT} = 3A 10: V _{OUT} compensates 120mV when I _{OUT} = 3A 11: V _{OUT} compensates 200mV when I _{OUT} = 3A		
5[110]				V_{OUT} compensation is based on R1 and R2. V_{LINE} can be calculated with the following equation:		
				$V_{\text{LINE}} = (1 + R1 / R2) \times V_{\text{REF}_{\text{LINE}}}$		
				Where V_{REF_LINE} is 0mV when D[7:6] = 00, 12mV when D[7:6] = 01, 24mV when D[7:6] = 10, and 40mV when D[7:6] = 11.		
				Sets tss (Vout from 0% to 100%). For example, if $V_{REF} = 1V$, then:		
D[5:4]	R/W	SS	10	00: 1.1ms 01: 2.2ms 10: 3.5ms 11: 4.4ms		
				The soft-start slew rate is constant. tss changes with different V _{REF} . For example, tss = 3.5ms when V _{REF} = 1V, and tss = 5.25ms when V _{REF} = 1.5V.		

STATUS (09h)

The STATUS command monitors and indicates the instantaneous values of PG, over-temperature protection (OTP), over-temperature warning (OTW), and constant current (CC) or constant-voltage (CV) output mode.

Bit	Access	Bit Name	Default	Description
				Indicated whether the output power is good.
D[7]	R	PG	-	0: Output power is not good 1: Output power is good
				Indicates whether OTP has occurred.
D[6]	R	OTP	-	0: OTP has not occurred 1: OTP has occurred
				Indicates whether OTW has occurred.
D[5]	R	OTW	-	0: OTW has not occurred 1: OTW has occurred
				Indicates whether the part is operating in CC or CV output mode.
D[4]	R	CC_CV	-	0: CV mode 1: CC mode

INTERRTUPT (0Ah)

The INTERRUPT command indicates the following: OTP entry and exit, die temperature early warning entry and exit, over-current (OC) and CC limit mode, CC limit mode recovery, V_{REF} is below the undervoltage protection (UVP) falling threshold, and the output PG rising edge. This bit is latched once it is triggered. Write "0xFF" to this register to reset all of the interrupts.

Bits	Access	Bit Name	Default	Description		
D[7]	W1C	OTEMPP_ ENTER	0	Indicates an OTP entry. When this bit is high, the IC enters thermal shutdown.		
D[6]	W1C	OTWARNING_ ENTER	0	Indicates a die temperature early warning entry. When this bit is high, the die temperature exceeds 120°C.		
D[5]	W1C	OC_ENTER	0	Indicates whether the part is in OC or CC limit mode.		
D[4]	W1C	OC_RECOVER	0	Indicates CC limit mode recovery.		
D[3]	W1C	UVP_FALLING	0	Indicates V_{REF} is below the UVP falling threshold.		
D[2]	W1C	OTEMPP_EXIT	0	Indicates an OTP exit.		
D[1]	W1C	OTWARNING_ EXIT	0	Indicates a temperature early warning exit. When the die temperature is below 100°C, this bit is set to 1.		
D[0]	W1C	PG_RISING	0	Output PG rising edge.		

APPLICATION INFORMATION

Setting the Output Voltage (Vout)

The external resistor divider sets V_{OUT} . R1 can be calculated with Equation (1):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
(1)

Figure 14 shows the feedback circuit.




Figure 14: Feedback Network

If the digital interface is not used to set V_{OUT} , it can be set by R1, R2, and R_T. Table 1 lists the recommended resistances and inductance for common output voltages.

Table 1: Recommended Resistances andInductance for Common Output Voltages

V оит (V)	R1 (kΩ)	R2 (kΩ)	R⊤ (kΩ)	L (µH)
5	430	107	806	4.7
9	430	53.6	787	4.7
12	430	39.2	787	4.7
15	402	28.7	402	4.7
20	390	20.5	200	3.3

Selecting the Inductor

Inductor selection is based on the operation mode. The inductance in buck mode (L_{BUCK}) can be estimated with Equation (2):

$$L_{BUCK} = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(2)

Where ΔI_{L} is the peak-to-peak inductor ripple current, which is 30% to 50% of the maximum load current.

In boost mode, inductor selection is based on $\Delta I_L,$ which should be between 30% and 50% of the maximum $I_{IN}.$

The inductance in boost mode (L_{BOOST}) can be estimated with Equation (3):

$$L_{\text{BOOST}} = \frac{V_{\text{IN}} \times (V_{\text{OUT}} - V_{\text{IN}})}{V_{\text{OUT}} \times f_{\text{SW}} \times \Delta I_{\text{L}}}$$
(3)

A larger-value inductor reduces the ripple current; however, a larger-value inductor is also physically larger. A large inductance can also reduce the converter's bandwidth by moving the right half-plane zero to lower frequencies. This tradeoff should be determined based on the application requirements.

The inductor should support the peak current to avoid saturation. The peak current in buck mode (I_{PEAK_BUCK}) can be calculated with Equation (4)

$$I_{\text{PEAK}_BUCK} = I_{\text{OUT}} + \frac{V_{\text{OUT}} \times (V_{\text{IN}_MAX} - V_{\text{OUT}})}{2 \times V_{\text{IN}_MAX} \times f_{\text{SW}} \times L}$$
(4)

The peak current in boost mode (I_{PEAK_BOOST}) can be calculated with Equation (5):

$$I_{\text{PEAK}_\text{BOOST}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{\eta \times V_{\text{IN}_\text{MIN}}} + \frac{V_{\text{IN}_\text{MIN}} \times (V_{\text{OUT}} - V_{\text{IN}_\text{MIN}})}{2 \times V_{\text{OUT}} \times f_{\text{SW}} \times L} (5)$$

Where η is the MP28167-N's estimated efficiency.

A 4.7 μ H inductor is recommended for applications with a 500kHz f_{SW}, and a 3.3 μ H inductor is recommended for applications with a 750kHz f_{SW}.

MPS inductors are optimized and tested for use with our complete line of integrated circuits.

Table 2 lists the recommended power inductors.

Table 2: Power Inductor Selection

Part Number	Inductor Value	Manufacturer
Select family series (MPL-AL)	2.2µH to 4.7µH	MPS
MPL-AL6050-4R7	4.7µH	MPS
MPL-AL6050-3R3	3.3µH	MPS
MPL-AL5030-2R2	2.2µH	MPS

Visit MonolithicPower.com for more information.

Selecting the Input and Output Capacitors

It is recommended to use ceramic capacitors with an electrolytic capacitor at the input to filter the input ripple current and achieve stable operation.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires sufficient capacitance. For most applications, a 100µF electrolytic capacitor and a 22µF ceramic capacitor are sufficient.

The output capacitor (C_{OUT}) stabilizes the DC V_{OUT}. A sufficient capacitance is recommended to limit the V_{OUT} ripple (Δ V_{OUT}). The ceramic C_{OUT} should be \geq 22µF x 8.

Place C_{IN} and C_{OUT} as close to the device as possible.


PCB Layout Guidelines (13)

Efficient PCB layout is critical for stable operation and thermal dissipation. For the best results, refer to Figure 15 and follow the guidelines below:


- 1. Place the ceramic C_{IN} and C_{OUT} close to the VIN and OUT pins, respectively.
- 2. Use a large copper plane for PGND.
- 3. Add multiple vias to improve thermal dissipation.
- 4. Connect AGND to PGND.
- 5. Connect OUT using short, direct, and wide traces.
- 6. Add vias under the IC.
- 7. It is highly recommended to route the OUT trace on both PCB layers.
- 8. Use a large copper plane for SW1 and SW2.
- 9. Place the VCC decoupling capacitor as close to VCC as possible.
- 10. The FB trace requires special consideration. Use a ground copper to cover this trace.
- 11. Route the FB trace away from other signal traces (such as SWx and BSTx).

Note:

 The recommended PCB layout is based on Figure 16 on page 36.




Top Layer



Close-Up of Layout Figure 15: Recommended PCB Layout

TYPICAL APPLICATION CIRCUIT









PACKAGE INFORMATION


QFN-16 (3mmx3mm)




TOP VIEW



BOTTOM VIEW








RECOMMENDED LAND PATTERN

NOTE:

 THE LEAD SIDE IS WETTABLE.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package	Quantity/	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Tray	Diameter	Tape Width	Tape Pitch
MP28167GQ -N-Z	QFN-16 (3mmx3mm)	5000	N/A	N/A	13 in	12 mm	8 mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	10/24/2023	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.