



The Future of Analog IC Technology

## 36V, 5A, Frequency-Selectable Step-Down Converter with Smart, Dual USB Charging Ports

#### DESCRIPTION

The MP5402 integrates a monolithic, stepdown, switch-mode converter with two USB current-limit switches and a charging port identification circuit. The MP5402 achieves 5A of continuous output current with excellent load and line regulation over a wide input supply range.

The output of the USB switch is current-limited. Both USB ports support DCP schemes for the battery charging specification (BC1.2), divider mode, and 1.2V/1.2V mode, eliminating the need for outside user interaction.

The output voltage has programmable line drop compensation.

Full protection features include hiccup current limiting, output over-voltage protection (OVP), and thermal shutdown.

The MP5402 requires a minimal number of readily available, standard, external components and is available in a QFN-26 (4mmx4mm) package.

#### **FEATURES**


- Wide 7V to 36V Operating Input Voltage Range
- Fixed 5V Output Voltage with Line Drop Compensation
- Accurate USB1/USB2 Output Current Limit
- 40mΩ/32mΩ Low-R<sub>DS(ON)</sub> Internal Buck Power MOSFETs
- 24mΩ/24mΩ Low-R<sub>DS(ON)</sub> Internal USB1/USB2 Power MOSFETs
- 350kHz / 250kHz / 150kHz Frequency Selectable
- Programmable Line Drop Compensation
- Output Over-Voltage Protection (OVP)
- Hiccup Current Limit
- Supports DCP Schemes for BC1.2, Divider Mode, and 1.2V/1.2V Mode
- ±8kV HBM ESD Rating for USB, DP, and DM
- Available in a QFN-26 (4mmx4mm) Package

#### **APPLICATIONS**


- USB Dedicated Charging Ports (DCP)
- Smart Cigarette Lighter Adapter USB Chargers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

#### TYPICAL APPLICATION



#### **Efficiency vs. Load Current**





#### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP5402GR	QFN-26 (4mmx4mm)	See Below


<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP5402GR-Z).

#### **TOP MARKING**

MPSYWW MP5402 LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP5402: Part number LLLLL: Lot number

#### **PACKAGE REFERENCE**





	IAXIMUM RATINGS (1)
	$0.3V$ (-5V for <10ns) to $V_{IN}$ + 0.3V (43V for <10ns)
	V <sub>SW</sub> + 6.5V
V <sub>EN</sub>	0.3V to 10V <sup>(2)</sup>
	0.3V to +6.5V
Continuous power	dissipation ( $T_A = +25$ °C) (3)
QFN-26 (4mmx4m	m) 2.8W
	ure150°C
	260°C
Storage temperatu	re65°C to +150°C
Recommended	Operating Conditions (4)
Operation input vo	Itage range7V to 36V

Output current.....2.4A for USB1, 2.4A for USB2 Operating junction temp. (T<sub>J</sub>)...-40°C to +125°C

Thermal Resistance (5	$\theta_{JA}$	$\boldsymbol{\theta}$ JC	
QFN-26 (4mmx4mm)	44	9	°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- For details on EN's ABS max rating, please refer to the EN Control section on page 11.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



#### **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $V_{EN} = 5V$ ,  $T_J = -40$ °C to +125°C (6). Typical value is tested at  $T_J = +25$ °C unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
0		V <sub>EN</sub> = 0V, T <sub>J</sub> = +25°C			1	4
Supply current (shutdown)	l <sub>IN</sub>	$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$			5	μΑ
Supply current (quiescent)	I <sub>Q_OL</sub>	No switching		1.6	2.5	mA
EN rising threshold	V <sub>EN_Rising</sub>		1.33	1.43	1.52	V
EN hysteresis	V <sub>EN_</sub> Falling		110	140	170	mV
		$V_{EN} = 2V, T_J = +25^{\circ}C$	1.1	1.8	2.5	
EN input current	I <sub>EN</sub>	$V_{EN} = 2V$ , $T_J = -40$ °C to $+125$ °C	0.8	1.8	3	μΑ
		$V_{EN} = 0V$		0		
Thermal shutdown (7)	T <sub>STD</sub>			165		°C
Thermal hysteresis (7)	T <sub>STD_HYS</sub>			20		°C
VCC regulator	Vcc		4.75	5.1	5.45	V
VCC load regulation	Vcc_log	Icc = 5mA		1	2	%
Step-Down Converter						
V <sub>IN</sub> under-voltage lockout threshold rising	V <sub>IN_UVLO</sub>	T <sub>J</sub> = +25°C	5.2	5.7	6.2	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis	Vuvlo_HYS			1		٧
HS switch-on resistance	RDSON_HS			40		mΩ
LS switch-on resistance	RDSON_LS			32		mΩ
		$7V < V_{IN} < 36V$ , no load, $T_J = +25$ °C	5	5.05	5.1	
Output voltage	Vouт	$7V < V_{IN} < 36V$ , no load, $T_J = -40$ °C to $+125$ °C	4.95	5.05	5.15	V
Output over-voltage protection (OVP)	V <sub>OVP_R</sub>		5.65	6	6.4	V
OVP recovery	V <sub>OVP_F</sub>	T <sub>J</sub> = -40°C to +125°C	5.4	5.75	6.1	V
		$V_{EN} = 0V$ , $V_{SW} = 36V$ or $0V$ , $T_J = +25$ °C			1	
Switch leakage	SWLKG	V <sub>EN</sub> = 0V, V <sub>SW</sub> = 36V or 0V, T <sub>J</sub> = -40°C to +125°C			5	μA
Current limit (7)	ILIMIT	40% duty cycle		8.5		Α
		FREQ = high, T <sub>J</sub> = +25°C	310	350	410	
	fsw <sub>1</sub>	FREQ = high, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	300	350	420	
Oscillator fraguency	f	FREQ = low, T <sub>J</sub> = +25°C	220	250	300	l/U→
Oscillator frequency	fsw2	FREQ = low, $T_J$ = -40°C to +125°C	190	250	330	kHz
	f <sub>SW3</sub>	FREQ = float, T <sub>J</sub> = +25°C	125	150	180	
		FREQ = float, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	110	150	185	
Maximum duty cycle	D <sub>MAX</sub>	FREQ = 350kHz	84	88		%
Minimum on time (7)	T <sub>ON_MIN</sub>	T <sub>J</sub> = +25°C		130		ns
		Output from 10% to 90%, T <sub>J</sub> = +25°C	1	1.65	2.3	
Soft-start time	tss	Output from 10% to 90%, T <sub>J</sub> = -40°C to +125°C	0.9	1.65	2.4	ms



ELECTRICAL CHARACTERISTICS (continued)  $V_{IN} = 12V$ ,  $V_{EN} = 5V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  (6). Typical value is tested at  $T_J = +25^{\circ}C$  unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
USB Switch						
Under-voltage lockout	VIIOD IIVD	T <sub>J</sub> = +25°C	3.8	4	4.3	\ /
threshold rising		T <sub>J</sub> = -40°C to +125°C	3.75	4	4.33	V
Under-voltage lockout threshold hysteresis	V <sub>USB_UVHYS</sub>		220	270	320	mV
Switch-on resistance	RDSON_SW			24		mΩ
Current limit	I <sub>Limit</sub>	T <sub>J</sub> = +25°C	2.6	2.75	2.9	Α
	V <sub>DROP_COM1</sub>	Max load 2.4A, V <sub>DROP</sub> = float, T <sub>J</sub> = +25°C	300	400	500	mV
Line drop compensation	V <sub>DROP_COM2</sub>	Max load 2.4A, V <sub>DROP</sub> = high		280		mV
	V <sub>DROP_COM3</sub>	Max load 2.4A, V <sub>DROP</sub> = GND		130		mV
FREQ, VDROP high level	V <sub>HIGH</sub>		V <sub>CC</sub> - 0.4V			V
FREQ, VDROP middle level	V <sub>MIDDLE</sub>			2.5		V
FREQ, VDROP low level	$V_{LOW}$				0.4	V
	Tss	V <sub>OUT</sub> = 5V, from 10% to 90%, T <sub>J</sub> = +25°C	1	1.6	2.2	ms
V <sub>BUS</sub> soft-start time		$V_{OUT} = 5V$ , from 10% to 90%, $T_{J} = -40$ °C to +125°C	0.9	1.6	2.4	
Discharge registeres	Б	T <sub>J</sub> = +25°C		50	70	Ω
Discharge resistance	Rdchg	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		50	75	
	T <sub>HICP_ON1</sub>	$V_{OUT} = 5V$ , $V_{BUS}$ connected to GND		3 <sup>(7)</sup>		
Hiccup mode on time	T <sub>HICP_ON2</sub>	$V_{OUT} = 5V$ , $V_{BUS} > 2V$ , $OC$ , $T_J = +25$ °C	3.5	5	6.5	ms
Iniccup mode on time		$V_{OUT} = 5V$ , $V_{BUS} > 2V$ , $OC$ , $T_{J} = -40^{\circ}C$ to $+125^{\circ}C$	3	5	7	
	THICP_OFF	$V_{OUT} = 5V$ , $V_{BUS}$ connected to GND, $T_{J} = +25$ °C	6.5	8.5	10.5	_
Hiccup mode off time		Vout = 5V, V <sub>BUS</sub> connected to GND, T <sub>J</sub> = -40°C to +125°C	6	8.5	11	S
BC1.2 DCP Mode						
DP and DM short	RDP/DM_Short	$V_{DP} = 0.8V$ , $I_{DM} = 1mA$ , $T_J = +25$ °C		125	155	
DP and DM short resistance		$V_{DP} = 0.8V$ , $I_{DM} = 1$ mA, $T_{J} = -40$ °C to $+125$ °C		125	160	Ω
Divider Mode						
DD/DM autout valta aa	V <sub>DP/DM_Divider</sub>	Vоит = 5V, T <sub>J</sub> = +25°C	2.54	2.7	2.82	→ V
DP/DM output voltage		$V_{OUT} = 5V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.5	2.7	2.85	
DP/DM output impodence	Panini -	T <sub>J</sub> = +25°C	20	22	23	<b>ν</b> Ω
DP/DM output impedance	IRDP/DM Divider	T <sub>J</sub> = -40°C to +125°C	18	22	28	kΩ

## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = 12V$ ,  $V_{EN} = 5V$ ,  $T_J = -40$ °C to +125°C  $^{(6)}$ . Typical value is tested at  $T_J = +25$ °C unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
1.2V/1.2V Mode						
DP/DM output voltage	VDP/DM_1.2V	V <sub>OUT</sub> = 5V, T <sub>J</sub> = +25°C	1.16	1.25	1.34	V
		$V_{OUT} = 5V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$	1.15	1.25	1.35	
DP/DM output impedance	R <sub>DP/DM_1.2V</sub>	T <sub>J</sub> = +25°C	60	68	75	kΩ
		T <sub>J</sub> = -40°C to +125°C	55	68	88	

#### NOTES:

<sup>6)</sup> All min/max parameters are tested at  $T_J = 25$ °C. Limits over temperature are guaranteed by design, characterization, and correlation.


<sup>7)</sup> Guaranteed by design.




#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 22 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.

## **Line Drop Compensation** vs. Load Current




## Efficiency vs. Load Current







#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 22 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.





#### **USB Over-Current Protection**



### **PIN FUNCTIONS**

QFN 4x4 Pin #	Name	Description	
1, 2	USB1	USB1 output.	
3, 15, 25	OUT	<b>Buck output.</b> OUT is the power input for USB1 and USB2. The internal circuit senses the OUT voltage and regulates it at 5V.	
4, 14	IN	<b>Supply voltage.</b> IN is the drain of the internal power device and provides power to the entire chip. The MP5402 operates on a 7V to 36V input voltage. A capacitor ( $C_{IN}$ ) prevents large voltage spikes from appearing at the input. Place $C_{IN}$ as close to the IC as possible.	
5, 6, 12, 13	PGND	<b>Power ground.</b> PGND is the reference ground of the regulated output voltage. PGND requires extra care during the PCB layout. Connect PGND to GND with copper traces and vias.	
7	FREQ	<b>Frequency selection.</b> Floating FREQ sets the frequency at 150kHz. Pulling FREQ to ground sets the frequency at 250kHz. Pulling FREQ to 5V sets the frequency at 350kHz.	
8	EN	On/off control input.	
9, 10, 26	SW	Switch output. Use a wide PCB trace to make the connection.	
11	BST	<b>Bootstrap.</b> Connect a 0.1µF capacitor between SW and BST to form a floating supply across the high-side switch driver.	
16, 17	USB2	USB2 output.	
18	AGND	Analog ground. Connect AGND to PGND.	
19	VCC	Internal 5V LDO regulator output. Decouple VCC with a 0.22µF capacitor.	
20	VDROP	<b>Line drop compensation selection.</b> Refer to the EC table on page 5 for detailed specifications.	
21	DM2	<b>D-</b> data line to USB connector. DM2 is the input/output used for handshaking with portable devices.	
22	DP2	<b>D+ data line to USB connector.</b> DP2 is the input/output used for handshaking with portable devices.	
23	DP1	<b>D+ data line to USB connector.</b> DP1 is the input/output used for handshaking with portable devices.	
24	DM1	<b>D- data line to USB connector.</b> DM1 is the input/output used for handshaking with portable devices.	

#### **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



# OPERATION BUCK CONVERTER SECTION

The MP5402 integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and two USB current-limit switches with charging port auto-detection. The MP5402 offers a compact solution that achieves 5A of continuous output current with excellent load and line regulation over a wide input supply range.

The MP5402 operates in fixed-frequency, peak-current-mode control to regulate the output voltage. The internal clock initiates the pulse-width modulation (PWM) cycle, which turns on the integrated high-side power MOSFET (HSFET). The HS-FET remains on until its current reaches the value set by the COMP voltage (VCOMP). When the power switch is off, it remains off until the next clock cycle begins. If the duty cycle reaches 88% (350kHz switching frequency) in one PWM period, the current in the power MOSFET will not reach the COMP-set current value, and the power MOSFET turns off.

#### **Error Amplifier (EA)**

The error amplifier (EA) compares the internal feedback voltage ( $V_{FB}$ ) against the internal 1V reference (REF) and outputs a  $V_{COMP}$  value. This  $V_{COMP}$  controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

#### **Internal VCC Regulator**

The 5V internal regulator powers most of the internal circuitries. This regulator takes  $V_{IN}$  and operates in the full  $V_{IN}$  range. When  $V_{IN}$  exceeds 5.0V, the output of the regulator is in full regulation. If  $V_{IN}$  is less than 5.0V, the output decreases with  $V_{IN}$ . VCC requires an external 0.22µF ceramic decoupling capacitor.

#### **Enable Control (EN)**

The MP5402 has an enable control pin (EN). Pulling EN high enables the IC. Pulling EN low disables the IC. Connect EN to  $V_{\text{IN}}$  through a resistor for automatic start-up. An internal  $1M\Omega$  resistor from EN to GND allows EN to be floated to shut down the IC. EN is clamped internally using a 7.6V series Zener diode (see

Figure 2). Connect EN through a pull-up resistor to any voltage connected to  $V_{\text{IN}}$ . This requires limiting the amplitude of the voltage source below 10V and the EN input current less than 230 $\mu$ A to prevent damage to the Zener diode.

For example, if connecting 36V to  $V_{IN}$ , then  $R_{PULLUP} \ge (36V - 10V) / 230\mu A = 113k\Omega$ .




Figure 2: Zener Diode between EN and GND

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the input voltage. The UVLO rising threshold is 5.7V, and its falling threshold is 4.7V.

#### Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a SS voltage that ramps up from 0V to 5V. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference. The SS time is set to 1.65ms internally.

If the output of the MP5402 is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal SS capacitor exceeds the internal feedback voltage.

#### **Buck Over-Current Protection (OCP)**

The MP5402 implements a cycle-by-cycle, over-current limit when the inductor peak current exceeds the current-limit threshold and  $V_{FB}$  drops below the under-voltage (UV) threshold (typically 70% below the reference). Once UV is triggered, the MP5402 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. This reduces the average short-circuit current greatly, alleviating thermal issues and protecting the

regulator. The MP5402 exits hiccup mode once the over-current condition is removed.

#### **Buck Output Over-Voltage Protection (OVP)**

The MP5402 has an output over-voltage protection (OVP). If the output rises higher than 6V, the high-side switch stops switching, and the low-side switch turns on to discharge the output voltage until the output decreases to 5.75V. The chip then resumes normal operation. If the output over voltage cannot be discharged to 5.75V, the low-side switch turns off after the inductor current reaches a negative current limit. The low-side switch turns on again when the next clock cycle begins.

#### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. The UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{\text{IN}}$  through D1, M1, C4, L1, and C2 (see Figure 3). If  $V_{\text{BST}}$  -  $V_{\text{SW}}$  exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4.




Figure 3: Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If both  $V_{\text{IN}}$  and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low,  $V_{\text{IN}}$  low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering, and  $V_{\text{COMP}}$  and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.

#### **Buck Output Discharge**

The buck portion of the device involves a discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO, EN off) and is done in a very limited amount of time. After VCC discharges below 1V, the buck output discharge resistor disconnects.

#### **USB CURRENT-LIMIT SWITCH**

#### **Current-Limit Switch**

The MP5402 integrates two USB current-limit switches. It provides built-in soft-start circuitry, which controls the rising slew rate of the output voltage to limit the inrush current and voltage surges.

When the load current reaches the current-limit threshold (typically 2.75A), the USB power MOSFET switches to foldback current-limit mode, 70% of the current limit (see Figure 4). If the over-current limit condition lasts longer than 3ms, the USB channel enters hiccup mode with 3ms of on time and 8.5s of off time.




Figure 4: Over-Current Limit

During  $V_{\text{IN}}$  or EN start-up, ensure that the CC load current does not exceed 70% of the current limit to avoid triggering a foldback current limit and start-up failure.

#### **Output Line Drop Compensation**

The MP5402 can compensate for an outputvoltage drop, such as high impedance caused by a long trace, to maintain a fairly constant 5V load-side voltage.

The internal comparator compares the currentsense output voltage of the two current-limit switches and uses the larger current-sense output voltage to compensate for the line drop voltage. Since the trace resistance varies for different cables, the MP5402 provides selectable line drop compensation through VDROP. The line drop compensation amplitude increases linearly as the load current increases and also has an upper limitation.

#### **USB Output Over-Voltage Protection (OVP)**

To protect the device at the cable terminal, each USB switch output has an independently dynamic over-voltage protection (OVP) threshold. Based on different USB loading currents, the MP5402 adjusts the OVP threshold accordingly.

The intelligent line drop compensation and dynamic OVP control scheme ensure that the voltage at the cable terminal meets the 4.75 - 5.25V specification.

#### **USB Output Discharge**

Each USB portion involves a discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO, EN off) and is done in a very limited amount of time.

#### **Auto-Detection**

The MP5402 integrates a USB-dedicated charging port auto-detect function. This function recognizes the following mainstream portable devices:

- USB battery charging specification BC1.2/ Chinese telecommunications industry standard YD/T 1591-2009
- Divider mode
- 1.2V/1.2V mode

The auto-detect function is a state machine that supports all of the DCP charging schemes above.

#### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 165°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 145°C), the chip is enabled.

#### **APPLICATION INFORMATION**

#### Selecting the Inductor

For most applications, an inductor with a DC current rating at least 25% higher than the maximum load current is recommended. Select an inductor with a small DC resistance for optimum efficiency. The inductor value for most designs can be derived from Equation (1):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{1} \times f_{OSC}}$$
(1)

Where  $\Delta I_{L}$  is the inductor ripple current.

Set the inductor ripple current to approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (2):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (2)

A 22µH inductance is recommended to improve EMI.

#### **Selecting the Buck Input Capacitor**

The input current to the step-down converter is discontinuous and therefore requires capacitor to supply AC current maintaining the DC input voltage. Low ESR capacitors are recommended for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For CLA applications, a 100µF electrolytic capacitor, two 10µF ceramic capacitors and two 0.1µF decouple ceramic capacitors are recommended for EMI reduction.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple-current rating. The RMS current in the input capacitor can be estimated with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (3)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (4):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating of greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using an electrolytic capacitor, place two, additional, high-quality ceramic capacitors as close to  $V_{\text{IN}}$  as possible. Estimate the input voltage ripple caused by the capacitance with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

#### **Selecting the Buck Output Capacitor**

The device requires an output capacitor (C2) to maintain the DC output voltage. Estimate the output voltage ripple with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
 (6)

Where  $L_1$  is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor.

For an electrolytic capacitor, ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (7)

The characteristics of the output capacitor affect the stability of the regulatory system. A low ESR electrolytic capacitor is recommended for low output ripple and good control loop stability. For a CLA application, a 1µF ceramic capacitor and a 270µF polymer/electrolytic capacitor with ~20m $\Omega$  ESR are recommended.

#### PCB Layout Guidelines (8)

Efficient PCB layout is critical for achieving stable operation and thermal dissipation. For best results, refer to Figure 5 and follow the guidelines below.

 Use short, direct, and wide traces to connect OUT.


## TIPE MP5402 – STEP-DOWN CONVERTER WITH SMART, DUAL USB CHARGING PORTS


- 2. Add vias under the IC.
- 3. Route the OUT trace on both PCB layers.
- 4. Use a large copper plane for PGND.
- 5. Add multiple vias to improve thermal dissipation.
- 6. Connect AGND to PGND.
- 7. Use a large copper plane for SW, USB1, and USB2.
- 8. Route the USB1 and USB2 traces on both PCB layers.

- 9. Add multiple vias.
- 10. Place two ceramic input decoupling capacitors as close as possible to IN and PGND to improve EMI performance.
- 11. Place a VCC decoupling capacitor as close to VCC as possible.

#### NOTE:

8) The recommended layout is based on the Typical Application Circuit shown in Figure 6.





(4.78cm x 1.38cm)
For CLA applications (4-layer), 20z per layer PCBA is recommended

Figure 5: Recommended Layout



#### TYPICAL APPLICATION CIRCUIT






Figure 6: USB1 = 5V/2.4A, USB2 = 5V/2.4A


#### **PACKAGE INFORMATION**

#### QFN-26 (4mmx4mm)










SIDE VIEW



**RECOMMENDED LAND PATTERN** 

#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.