## MP5493



36V, 0.6A, 550kHz, Synchronous Buck Supercapacitor Charger and Boost for PLC Mode

### DESCRIPTION

The MP5493 is an energy backup and management unit that provides a very compact and efficient energy management solution for the power line carrier (PLC) in power meters. The MP5493 consists of a buck DC/DC converter combined with a bidirectional DC/DC converter that supports a supercapacitor charger and boost topology. The MP5493 uses the bidirectional converter to achieve optimal energy transfer and to provide the most cost-effective energy storage solution.

The MP5493 achieves high power conversion efficiency across a wide load range by scaling down the switching frequency ( $f_{SW}$ ) under light-load conditions to reduce switching and gate driving losses. Thermal shutdown provides reliable and fault-tolerant operation.

The MP5493 is available in a cost-effective TSOT23-8 package.

### FEATURES

- Wide 5V to 36V Operating Input Voltage (V<sub>IN</sub>)
- Real-Time Input Shutdown Detection to Enable Boost Mode
- Input Status Indicator
- Buck Converter:
  - o 600mA Continuous Output Current (IOUT)
  - 600mΩ/320mΩ Internal Power MOSFETs
  - Power-Save Mode for Light Loads
  - Internal Soft Start (SS)
  - Low-Dropout (LDO) Mode
  - Short-Circuit Protection (SCP) with Hiccup Mode
  - Adjustable Output from 0.8V
- Bidirectional Converter for Supercapacitor Charger and Boost
  - 600mΩ/320mΩ Internal Power MOSFETs
  - Adjustable Output from 1.2V for Supercapacitor Charger
- Over-Temperature Protection (OTP)
- Available in a TSOT23-8 Package
- MPL Optimized Performance with MPS Inductor MPL-AL4020 Series, MPL-SE5040 Series, and MPL-SE6040 Series

### APPLICATIONS

- PLC Modules
- Power Meters
- Backup Capacitor Systems
- Power Failure Backup Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS Logo, and "Simple, Easy Solutions" are registered trademarks, of Monolithic Power Systems, Inc. or its subsidiaries.



### **TYPICAL APPLICATION**





#### **ORDERING INFORMATION**

Part Number*	Part Number* Package		MSL Rating
MP5493GJ	TSOT23-8	See Below	1

\* For Tape & Reel, add suffix -Z (e.g. MP5493GJ-Z).

### **TOP MARKING**

|BRQY

BRQ: Product code of MP5493GJ Y: Year code



### PACKAGE REFERENCE



### **PIN FUNCTIONS**

Pin #	Name	Description
1	FB1	<b>Buck feedback.</b> The FB1 pin is the buck's error amplifier (EA) input. Connect an external resistor divider between the output and GND to set the output voltage (V <sub>OUT</sub> ).
2	PFAIL	<b>Power fail indicator.</b> The PFAIL pin is the open drain of an internal MOSFET. Connect PFAIL to an external power source via a $10k\Omega$ to $500k\Omega$ pull-up resistor. If the VBS voltage (V <sub>VBS</sub> ) is below its under-voltage lockout (UVLO) falling threshold (V <sub>VBS_UVLO_FALLING</sub> ), the MOSFET turns on and PFAIL is pulled down to indicate input shutdown.
3	SW1	<b>Buck output switching node.</b> The SW1 pin is the buck's switching output. SW1 is connected internally to the high-side MOSFET (HS-FET) source and the low-side MOSFET (LS-FET) drain. Connect SW1 to a power inductor.
4	VBS	<b>V</b> <sub>IN</sub> <b>bus voltage detection.</b> Connect an external resistor divider between the VIN and GND pins to set the BOOST release mode threshold.
5	GND	<b>System ground.</b> The GND pin is the reference ground of $V_{OUT}$ and requires careful consideration during PCB layout. Connect GND using wide PCB traces.
6	SW2	<b>Supercapacitor charger output switching node.</b> The SW2 pin is the supercapacitor charger's switching output. SW2 is connected internally to the HS-FET source and LS-FET drain. Connect SW2 to a power inductor.
7	VIN	<b>Input supply.</b> The VIN pin is the input of the converters and supplies power to the internal regulator. Place a decoupling capacitor connected to ground as close as possible to VIN to reduce switching spikes on the input.
8	FB2	<b>Supercapacitor charger feedback.</b> The FB2 pin is the supercapacitor charger's EA input. Connect an external resistor divider between the output and GND to set $V_{OUT}$ .

### ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V <sub>IN</sub> )	0.3V to +40V
Switching voltage (V <sub>SW1</sub> , V <sub>SW2</sub> )	0.3V (-5V
for <10ns) to $V_{IN}$ + 0.3V (45V for	<10ns)
All other pins	0.3V to +6V
Continuous power dissipation (T	<sub>A</sub> = 25°C) <sup>(2)</sup>
	2.97W <sup>(4)</sup>
Storage temperature6	65°C to +150°C
Junction temperature	150°C
Lead temperature	260°C

#### ESD Ratings

Human body model (HBM)	±1000V
Charged-device model (CDM)	±750V

#### **Recommended Operating Conditions** <sup>(3)</sup>

Supply voltage (VIN)	5V to 36V
Output voltage (V <sub>OUT1</sub> ).	0.8V to 0.95 x V <sub>IN</sub>
Output voltage (V <sub>OUT2</sub> ).	1.2V to 0.92 x V <sub>IN</sub>
Operating junction tem	p40°C to +125°C

# Thermal Resistanceθ<sub>JA</sub>θ<sub>JC</sub>TSOT23-8

EVL5493-J-00A <sup>(4)</sup>	42.1		°C/W
JESD51-7 <sup>(5)</sup>	87	50	°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on the EVL5493-J-00A, a 2-layer PCB (50mmx50mm).
- 5) Measured on JESD51-7, a 4-layer PCB. The θ<sub>JA</sub> value given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



### **ELECTRICAL CHARACTERISTICS**

#### $V_{IN}$ = 12V, $T_J$ = -40°C to +125°C, typical value is tested at $T_J$ = 25°C, unless otherwise noted. <sup>(6)</sup>

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Shutdown supply current	Isd	V <sub>VBS</sub> = 0V		47	70	μA	
Quiescent supply current	Ι <sub>Q</sub>	$V_{VBS} = V_{FB1} = V_{FB2} = 1.5V$		450	800	μA	
V <sub>IN</sub> under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		4.4	4.65	4.9	V	
VIN UVLO falling threshold	VIN_UVLO_FALLING		3.9	4.2	4.4	V	
VVBS UVLO rising threshold	VVBS_UVLO_RISING		0.9	1.05	1.2	V	
VVBS UVLO falling threshold	VVBS_UVLO_FALLING		0.9	1	1.1	V	
VVBS UVLO hysteresis	Vvbs_hys			50		mV	
PFAIL low voltage	V <sub>PG_L</sub>	I <sub>PFAIL</sub> = 3mA			0.4	V	
Thermal shutdown (7)	T <sub>SD</sub>			160		°C	
Thermal hysteresis (7)	T <sub>HYS</sub>			30		°C	
Channel 1							
Foodback voltage	M	$T_J = 25^{\circ}C$	0.792	0.8	0.808	V	
reeuback vollage	V FB1	$T_{\rm J} = -40^{\circ}$ C to +125°C	0.788	0.8	0.812	V	
Feedback current	I <sub>FB1</sub>	V <sub>FB1</sub> = 0.84V		50	100	nA	
High-side MOSFET (HS-FET) on resistance	Rds(ON)_HS1			600		mΩ	
Low-side MOSFET (LS-FET) on resistance	Rds(ON)_LS1			320		mΩ	
High-side (HS) switch leakage current	Ilkg_hs1	V <sub>IN</sub> = 36V			1	μA	
Low-side (LS) switch leakage current	Ilkg_ls1	V <sub>IN</sub> = 36V			1	μA	
Peak current limit	PEAK1		0.7	0.9	1.1	А	
Valley current limit	IVALLEY		0.4	0.6	0.8	А	
Zero-current detection (ZCD) threshold	I <sub>ZCD1</sub>			50		mA	
Maximum duty cycle (7)	D <sub>MAX1</sub>			95		%	
	4	$T_J = 25^{\circ}C$	470	550	630	kHz	
Switching frequency	ISW1	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	450	550	700	kHz	
Minimum on time (7)	t <sub>ON_MIN1</sub>			80		ns	
Minimum off time (7)	toff_min1			190		ns	
Soft-start time	tss	10% Vout to 90% Vout		0.35		ms	
Channel 2 (Supercapacitor Charge Mode)							
Feedback voltage	VEDO	$T_J = 25^{\circ}C$	1.188	1.2	1.212	V	
	V FB2	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	1.182	1.2	1.218	V	
Feedback current	IFB2	V <sub>FB2</sub> = 1.26V		50	100	nA	
HS-FET on resistance	RDS(ON)_HS2			600		mΩ	
LS-FET on resistance	RDS(ON)_LS2			320		mΩ	
HS-FET leakage current	ILKG_HS2	V <sub>IN</sub> = 36V			1	μA	
LS-FET leakage current	ILKG_LS2	$V_{IN} = 36V$			1	μA	



### ELECTRICAL CHARACTERISTICS (continued)

#### $V_{IN}$ = 12V, $T_J$ = -40°C to +125°C, typical value is tested at $T_J$ = 25°C, unless otherwise noted. <sup>(6)</sup>

Parameter	Symbol	Condition	Min	Тур	Max	Units
Peak current limit	I <sub>PEAK2</sub>		200	400	600	mA
Zero-current detection (ZCD) threshold	I <sub>ZCD2</sub>			50		mA
Maximum duty cycle (7)	D <sub>MAX2</sub>			92		%
Minimum on time (7)	ton_min2			80		ns
HS-FET off time during charging <sup>(7)</sup>	toff			12		μs
Channel 2 (Boost Mode)						
Peak current limit	IPEAK_BOOST		1.5	2	2.5	А
Boost peak threshold	Vpeak		10.5	11	11.5	V
Boost valley threshold (8)	VVALLEY		7.5		11	V
Boost UVLO falling threshold <sup>(9)</sup>	VBOOST_FALLING		0.34	0.37	0.4	V
Switching frequency	f	$T_J = 25^{\circ}C$	470	550	630	kHz
Switching nequency	ISW2	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	450	550	700	kHz

#### Notes:

6) Not tested in production. Guaranteed by over-temperature correlation.

7) Not tested in production. Derived by sample characterization.

8) There are six boost valley threshold settings determined by V<sub>IN</sub> when channel 2 starts to boost. See Table 1 on page 14 for more information.

9) The supercapacitor's UVLO threshold in boost mode is determined by the  $V_{FB2}$  falling threshold.

### **TYPICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.



### TYPICAL CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board with the circuits on page 19.  $V_{IN} = 12V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 2.65V$ ,  $L1 = 15\mu$ H,  $L2 = 4.7\mu$ H, and  $T_A = 25^{\circ}$ C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

### TYPICAL CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board with the circuits on page 19.  $V_{IN} = 12V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 2.65V$ ,  $L1 = 15\mu$ H,  $L2 = 4.7\mu$ H, and  $T_A = 25^{\circ}$ C, unless otherwise noted.



Charge Current vs. Supercapacitor Voltage





### **TYPICAL PERFORMANCE CHARACTERISTICS**

Performance waveforms are tested on the evaluation board with the circuits on page 19.  $V_{IN} = 12V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 2.65V$ ,  $L1 = 15\mu$ H,  $L2 = 4.7\mu$ H, and  $T_A = 25^{\circ}$ C, unless otherwise noted.









Start-Up through Buck 1 VIN

1.00A/ 2.000ms/

0.0s

IOUT1 = 0.6A



![](_page_9_Figure_8.jpeg)

![](_page_9_Figure_9.jpeg)

![](_page_10_Picture_0.jpeg)

### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

Performance waveforms are tested on the evaluation board with the circuits on page 19.  $V_{IN} = 12V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 2.65V$ ,  $L1 = 15\mu$ H,  $L2 = 4.7\mu$ H, and  $T_A = 25^{\circ}$ C, unless otherwise noted.

![](_page_10_Figure_3.jpeg)

![](_page_10_Figure_4.jpeg)

Short-Circuit Protection Recovery

![](_page_10_Figure_6.jpeg)

![](_page_10_Figure_7.jpeg)

![](_page_10_Figure_8.jpeg)

![](_page_10_Figure_9.jpeg)

very Short-Circuit Prot

![](_page_10_Figure_11.jpeg)

MP5493 Rev. 1.0 2/21/2023

![](_page_11_Picture_0.jpeg)

### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

Performance waveforms are tested on the evaluation board with the circuits on page 19.  $V_{IN} = 12V$ ,  $V_{OUT1} = 3.3V$ ,  $V_{OUT2} = 2.65V$ ,  $L1 = 15\mu$ H,  $L2 = 4.7\mu$ H, and  $T_A = 25^{\circ}$ C, unless otherwise noted.

![](_page_11_Figure_3.jpeg)

#### Energy Release Mode Entry

![](_page_11_Figure_5.jpeg)

![](_page_12_Picture_0.jpeg)

### FUNCTIONAL BLOCK DIAGRAM

![](_page_12_Figure_3.jpeg)

Figure 1: Functional Block Diagram

![](_page_13_Picture_0.jpeg)

### OPERATION

The MP5493 is an energy backup and management unit in a TSOT23-8 package, which provides a very compact and efficient energy management solution for the power line carrier (PLC) in power meters. The MP5493 consists of a buck DC/DC converter (Channel 1) combined with a bidirectional DC/DC converter (Channel 2) that supports a supercapacitor charger and boost topology. The MP5493 uses the bidirectional converter to achieve optimal energy transfer and to provide the most cost-effective energy storage solution.

The integrated bidirectional converter operates in buck mode to charge the supercapacitor when the VBS pin voltage ( $V_{VBS}$ ) exceeds its under-voltage lockout (UVLO) rising threshold ( $V_{VBS\_UVLO\_RISING}$ ) and the buck converter's output voltage ( $V_{OUT}$ ) reaches the regulation voltage. If the input voltage ( $V_{IN}$ ) shuts down suddenly, the integrated bidirectional converter operates in boost mode to transfer the energy from the supercapacitor to VIN.

#### VIN Start-Up

When  $V_{IN}$  starts up,  $V_{VBS}$  starts up after  $V_{IN}$ . If  $V_{IN}$  exceeds its UVLO rising threshold  $(V_{IN\_UVLO\_RISING})$ , the buck converter starts up first.

If  $V_{VBS}$  exceeds  $V_{VBS_UVLO_RISING}$  and the buck converter's  $V_{OUT}$  reaches the regulation voltage, the supercapacitor charger starts up and charges the supercapacitor. Figure 2 shows the MP5493's start-up sequence.

![](_page_13_Figure_8.jpeg)

![](_page_13_Figure_9.jpeg)

#### **VIN Shutdown**

After  $V_{IN}$  drops, the MP5493 enters release mode.

Once  $V_{VBS}$  drops to its UVLO falling threshold ( $V_{VBS\_UVLO\_FALLING}$ ), the PFAIL pin is pulled low to indicate that  $V_{IN}$  has dropped. At the same time, Channel 2 enters boost mode to transfer the energy from the supercapacitor to VIN.

In boost mode when the low-side MOSFET (LS-FET) turns on, the inductor current ( $I_L$ ) flows in a negative direction. The LS-FET remains off until the negative current limit threshold is tripped. Then the high-side MOSFET (HS-FET) turns on until the internal clock ends. The LS-FET turns on again and repeat this action until V<sub>IN</sub> is charged to the boost peak threshold.

If  $V_{IN}$  exceeds the boost peak threshold, the MP5493 stop boosting until  $V_{IN}$  drops to the boost valley threshold. The MP5493 has six boost valley thresholds that are determined by  $V_{IN}$  when  $V_{VBS}$  drops below  $V_{VBS\_UVLO\_FALLING}$  (1V typically). Table 1 shows the six boost valley threshold configurations. The boost valley threshold can be regulated by selecting the resistance of the resistor divider connected to VBS.

Condition (V⊮ when V <sub>VBS</sub> drops to 1V)	Boost Valley Threshold (Typical)
$V_{IN} < 8V$	8V
8V < V <sub>IN</sub> < 8.5V	8.5V
8.5V < V <sub>IN</sub> < 9V	9V
9V < V <sub>IN</sub> < 9.5V	9.5V
$9.5V < V_{IN} < 10V$	10V
10V < V <sub>IN</sub>	10.5V

#### Table 1: Boost Valley Threshold Configuration

When the supercapacitor rail's feedback (FB) voltage, which is also the FB2 pin voltage ( $V_{FB2}$ ), drops below the boost UVLO falling threshold ( $V_{BOOST\_FALLING}$ ), the system shuts down the bidirectional converter, and  $V_{IN}$  continue to drops. Once  $V_{IN}$  falls below  $V_{IN UVLO FALLING}$ , the MP5493 shuts down.

Figure 3 shows the MP5493's entire working sequence after  $V_{IN}$  shutdown.

![](_page_14_Figure_2.jpeg)

Figure 3: Power Shutdown Sequence

If  $V_{IN}$  recovers in release mode and  $V_{VBS}$  exceeds its rising threshold, the MP5493 stops boosting. When the buck converter's  $V_{OUT}$  reaches the regulation voltage, the bidirectional converter enters buck charge mode again to recharge the supercapacitor.

#### Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the buck converter operates in a fixed-frequency, peak current mode control to regulate V<sub>OUT</sub>. A pulsewidth modulation (PWM) cycle initiated by the internal clock turns on the HS-FET. The HS-FET remains on until its current reaches the value set by the COMP voltage (V<sub>COMP</sub>). When the HS-FET turns off, the LS-FET turns on, and  $I_L$  flows through the LS-FET. To avoid shootthough, a dead time is inserted to prevent the HS-FET and LS-FET from turning on at the same time. For each switching cycle, the HS-FET turns on and off with a minimum on time (ton\_MIN) and minimum off time (toFF\_MIN).

#### Pulse-Skip Mode (PSM)

Under light-load conditions, the MP5493's buck converter enters pulse-skip mode (PSM) to improve efficiency. PSM is triggered when V<sub>COMP</sub> drops below the internal sleep mode threshold, which generates a pause command to block the turn-on clock pulse. Thus, the HS-FET does not turn on, which reduces gate driving and switching losses.

When  $V_{COMP}$  exceeds the sleep mode threshold, the pause signal resets, and the chip resumes normal PWM operation. Whenever the pause command changes from low to high, the PWM

signal goes high immediately and turns on the HS-FET.

#### Under-Voltage Lockout (UVLO)

 $V_{IN}$  UVLO protects the chip from operating at an insufficient supply voltage. See the Electrical Characteristics section on page 5 for the  $V_{IN}$  UVLO rising and falling thresholds.

#### Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MP5493's buck converter provides valley current limit control and peak current limit control.

During the LS-FET on period,  $I_L$  is monitored. When the sensed  $I_L$  exceeds the valley current limit threshold, over-current protection (OCP) is triggered. The HS-FET does not turn on until  $I_L$ drops below the valley current limit.

During the HS-FET on period,  $I_L$  is sensed and compared to the peak current limit ( $I_{PEAK}$ ). If  $I_{PEAK}$  is triggered, the on pulse is terminated immediately.  $V_{OUT}$  drops until  $V_{FB}$  falls below the under-voltage (UV) threshold (typically 50% of the reference). Once a UV condition is triggered, the MP5493 enters hiccup mode.

In hiccup mode, the chip disables the output power stage and attempts to soft start (SS) again automatically. This is especially useful when the output is dead-shorted to ground. If the over-current (OC) condition remains after SS ends, the device repeats this operation cycle until the OC condition is removed, and the output rises back to regulation levels. OCP is a non-latch protection.

#### Low-Dropout (LDO) Operation

When  $V_{IN}$  is close to  $V_{OUT}$ , the MP5493's buck converter continues to increase the HS-FET's on time after reaching channel 1's minimum off time (t<sub>OFF\_MIN1</sub>) to improve dropout. When the current in the HS-FET does not reach the value set by COMP within one PWM cycle, the HS-FET remains on to prevent a turn-off operation. At this time, the switching frequency (f<sub>SW</sub>) decreases instead of remaining constant. The MP5493's buck converter supports up to a 95% maximum duty cycle.

![](_page_15_Picture_0.jpeg)

#### Internal Soft Start (SS)

Soft start (SS) prevents  $V_{OUT}$  from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (V<sub>SS</sub>) that ramps up from 0V during the SS time (t<sub>SS</sub>). When V<sub>SS</sub> is below V<sub>REF</sub>, V<sub>SS</sub> overrides V<sub>REF</sub> as the error amplifier (EA) reference. When V<sub>SS</sub> exceeds V<sub>REF</sub>, the EA uses V<sub>REF</sub> as the reference.

#### **Thermal Shutdown**

Thermal shutdown prevents the device from operating at exceedingly high temperatures and protects it from thermal runaway. The silicon die temperature is monitored internally. If the die temperature exceeds the thermal shutdown threshold ( $T_{SD}$ ) (160°C typically), the device shuts down. Once the temperature drops below the difference between  $T_{SD}$  and thermal hysteresis ( $T_{HYS}$ ) (130°C typically), the device restarts and resumes normal operation.

#### **Power Fail Indicator (PFAIL)**

The PFAIL pin is an open-drain output and is connected to an external supply via a  $10k\Omega$  to  $500k\Omega$  pull-up resistor. When  $V_{VBS}$  exceeds  $V_{VBS\_UVLO\_RISING}$ , the PFAIL pin voltage ( $V_{PFAIL}$ ) is pulled up to the external supply voltage via the pull-up resistor. If  $V_{VBS}$  is below  $V_{VBS\_UVLO\_FALLING}$ , the internal MOSFET turns on to pull PFAIL to ground.

When VIN and VBS are not available, and PFAIL is connected to an external supply via a pull-up resistor, PFAIL is clamped low. Figure 4 shows the relationship between the PFAIL clamped voltage and pull-up current.

![](_page_15_Figure_9.jpeg)

Figure 4: PFAIL Clamped Voltage vs. Pull-Up Voltage

#### Supercapacitor Charger

Once  $V_{VBS}$  exceeds  $V_{VBS\_UVLO\_RISING}$  and the buck converter reaches the regulation output voltage, the bidirectional converter operates in buck mode to charge the supercapacitor.

The supercapacitor charger uses  $I_{PEAK}$  control to charge the supercapacitor. If  $V_{OUT}$  is low,  $I_L$ reaches  $I_{PEAK}$ , then HS-FET shuts down and LS-FET turns on until the zero-current detection (ZCD) current is detected. After a fixed HS-FET off time ( $t_{OFF}$ , 12µs typically), HS-FET turns on again.  $t_{OFF}$  limits the average charging current. Figure 5 shows the supercapacitor charger's working process.

![](_page_15_Figure_14.jpeg)

Figure 5: Charging Process of the Supercapacitor Charger

If  $V_{\text{OUT}}$  increases and approaches the regulation output voltage, then Channel 2's COMP voltage ( $V_{\text{COMP2}}$ ) drops low, and the HS-FET turns off when  $I_{\text{L}}$  exceeds the current determined by  $V_{\text{COMP2}}$ .

It takes about 18 minutes to fully charge a 2.7V, 10F supercapacitor when  $V_{IN} = 12V$  and L2 = 4.7µH. Increase L2 to increase the average charging current, then decrease the charging time consumption. If L2 increases to 10µH, the charging time decreases to about 13 minutes.

### **APPLICATION INFORMATION**

**Component Selection** 

#### Setting the Output Voltage

Set the MP5493's  $V_{\text{OUT}}$  using a resistor divider (see Figure 6).

![](_page_16_Figure_5.jpeg)

Figure 6: Feedback Network

The FB resistor (R1) also sets the FB loop bandwidth using the internal compensation network. Choose R1 to be around  $43k\Omega$  to achieve optimal stability performance and transient response. Then R2 can be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{OUT}}{V_{FB}} - 1}$$
 (1)

Where the buck converter's  $V_{\text{FB}}$  is 0.8V, and the supercapacitor charger's  $V_{\text{FB}}$  is 1.2V.

#### Selecting the Inductor

MPL Optimized Performance with MPS Inductor MPL-AL4020 Series, MPL-SE5040 Series, and MPL-SE6040 Series

The inductor supplies constant current to the output load while being driven by the switching  $V_{IN}$ . A larger-value inductor results in less ripple current and a lower output voltage ripple, but also has a larger physical size, higher series resistance, and lower saturation current.

To determine the inductance, allow the peak-topeak ripple current in the inductor to be approximately 30% to 40% of the maximum load current, and choose a peak inductor current to be below the maximum switch current limit. With low-ESR output capacitors (e.g. MLCC), the inductor current ripple is 60% to 100% of the maximum load current, which further reduces the inductor size and power loss. The inductance (L) can be calculated with Equation (2):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta l_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(2)

Where  $\Delta I_{\text{L}}$  is the peak-to-peak inductor ripple current.

Choose an inductor that does not saturate under the maximum inductor peak current. The peak inductor current ( $I_{L_PEAK}$ ) can be calculated with Equation (3):

$$I_{L_{PEAK}} = I_{OUT} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

Where  $I_{OUT}$  is the load current.

MPS inductors are optimized and tested for use with a complete line of integrated circuits.

Table 2 shows the recommended power inductors. Select a part number based on the design requirements.

Part Number	Inductance	Position
MPL-SE5040	15µH	L1
MPL-SE6040	22µH	L1
MPL-AL4020	4.7µH	L2

Table 2: Power Inductor Selection

Visit MonolithicPower.com under Products > Inductors for more information.

#### **Selecting the Input Capacitor**

The step-down converter's input current is discontinuous and requires a capacitor to supply the AC current to the step-down converter while maintaining the DC  $V_{IN}$ . Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

The input capacitor  $(C_{IN})$  requires an adequate ripple current rating because it absorbs the input switching current. The RMS current in  $C_{IN}$  can be calculated with Equation (4):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(4)

The worst case occurs at  $V_{IN} = 2 \times V_{OUT}$ , which can be calculated using Equation (5):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(5)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

 $C_{IN}$  can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality,  $0.1\mu$ F ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple ( $\Delta V_{IN}$ ) caused by capacitance can be estimated with Equation (6):

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(6)

#### Selecting the Output Capacitor

The output capacitor ( $C_{OUT}$ ) maintains the DC  $V_{OUT}$ . Ceramic capacitors are recommended. Low-ESR capacitors are preferred to limit the output voltage ripple ( $\Delta V_{OUT}$ ), which can be estimated using Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}\right)$$
(7)

Where  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) of  $C_{\text{OUT}}.$ 

When using ceramic capacitors, the capacitance dominates the impedance at  $f_{SW}$  and causes the majority of  $\Delta V_{OUT}$ . For simplification,  $\Delta V_{OUT}$  can be estimated using Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^{2} \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (8)$$

When using tantalum or electrolytic capacitors, the ESR dominates the impedance at  $f_{SW}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$
(9)

#### PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. Inadequate layout design can result in poor line or load regulation and stability issues for the high-frequency switching converter. For the best results, refer to Figure 7 and follow the guidelines below:

- 1. Keep the path of the input decoupling capacitor, VIN, SW, and PGND, as short as possible using short and wide traces.
- 2. Keep the external FB divider resistors as close to the sense pins (FB1, FB2, VBS) as possible.
- Run the FB trace far from the inductor, switching node, and noisy power traces. If possible, run the FB trace on the opposite side of the PCB from the inductor, separated by a ground plane.
- 4. Add a grid of thermal vias under the exposed pad to improve thermal conductivity.

![](_page_17_Figure_20.jpeg)

Figure 7: Recommended PCB Layout

### **TYPICAL APPLICATION CIRCUITS**

![](_page_18_Figure_2.jpeg)

Figure 8: Typical Application Circuit (Vout1 = 3.3V, Vout2 = 2.65V) (10)

![](_page_18_Figure_4.jpeg)

![](_page_18_Figure_5.jpeg)

Note:

R5 and R6 are given for V<sub>IN</sub> = 12V. R5 and R6 may need to be adjusted if V<sub>IN</sub> changes, based on the V<sub>VBS</sub> UVLO rising threshold, falling threshold, and target boost valley threshold.

![](_page_19_Picture_0.jpeg)

### PACKAGE INFORMATION

![](_page_19_Figure_3.jpeg)

![](_page_19_Figure_4.jpeg)

![](_page_19_Figure_5.jpeg)

TOP VIEW

#### **RECOMMENDED LAND PATTERN**

![](_page_19_Figure_8.jpeg)

FRONT VIEW

![](_page_19_Figure_10.jpeg)

SIDE VIEW

![](_page_19_Figure_12.jpeg)

DETAIL "A"

#### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-193, VARIATION BA.
DRAWING IS NOT TO SCALE.
PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

![](_page_20_Picture_0.jpeg)

### **CARRIER INFORMATION**

![](_page_20_Figure_3.jpeg)

![](_page_20_Figure_4.jpeg)

Part Number	Package	Quantity/	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Tray	Diameter	Tape Width	Tape Pitch
MP5493GJ-Z	TSOT23-8	3000	N/A	N/A	7in	8mm	4mm

![](_page_21_Picture_0.jpeg)

### **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	2/21/2023	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.