MP8886



45V Input, Dual 3A/Single 6A Output, Digital, Configurable, Synchronous Buck Converter

DESCRIPTION

The MP8886 is a 45V input, dual-phase, dual-output, high-efficiency, synchronous step-down converter with a PMBus control interface and multiple-time programmable (MTP) memory. The device can achieve up to 3A of continuous output current (I_{OUT}) for two channels or up to 6A of continuous I_{OUT} for a single channel, with excellent load and line regulation across a wide input voltage (V_{IN}) range.

The output voltage (V_{OUT}) can be controlled on the fly via the PMBus serial interface. V_{OUT} can be set between 0.6V and 24V. The voltage transition rate, switching frequency (f_{SW}) , and power saving modes can also be configured via the PMBus interface.

Peak current mode control provides fast transient response and eases loop stabilization. Full protection features include V_{IN} under-voltage lockout (UVLO) protection, over-voltage protection (OVP), over-current protection (OCP), and thermal shutdown.

The MP8886's MTP memory provides flexible configuration options. The device can be paralleled with up to four phases, and it has an automatic phase shift function for applications with a higher I_{OUT} . The integrated, internal high-side and low-side power MOSFETs (HS-FETs and LS-FETs, respectively) provide high efficiency without the use of an external Schottky diode.

With internal compensation and a feedback divider, the MP8886 offers a very compact solution with a minimal number of readily available, standard external components. The MP8886 is available in a TQFN-26 (5mmx5mm) package.

FEATURES

- Wide 4V to 45V Input Voltage (V_{IN}) Range
- Wide 0.6V to 24V Output Voltage (V_{OUT}) Range
- Output Current (I_{OUT}) Range:
 - Dual Output: Up to 3A
 - Dual-Phase, Single Output: Up to 6A
 - o Dual-Phase, Single Inductor: Up to 6A
 - Multiple Paralleled ICs: Up to 36A
- 150kHz to 2.2MHz Configurable f_{SW} Synchronized to an External Clock
- Internal 62mΩ/34mΩ Low R_{DS(ON)} MOSFETs
- Frequency Spread Spectrum (FSS) for Reduced EMI
- Output OVP, UVP, OCP, and Thermal Shutdown
- Low-Dropout (LDO) Mode
- Telemetry Readback for V_{IN}, V_{OUT}, Input Current (I_{IN}), I_{OUT}, Temperature, and Faults
- Configurable via the MTP:
 - \circ V_{OUT}
 - o f_{SW}
 - Compensation Network
 - o Output OCP, OVP, and UVP Thresholds
 - Input OVP and UVLO Thresholds
 - Selectable Advanced Asynchronous Modulation (AAM) Mode and Forced Continuous Conduction Mode (FCCM)
- CRC Protection for MTP Integrity
- Available in a TQFN-26 (5mmx5mm)
 Package

---- MPL

Optimized Performance with MPS MPL-AY6050 Inductor Series

APPLICATIONS

- DC/DC Power Systems
- USB Power Delivery (PD) and USB Type-C Applications

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION





Figure 1: Dual-Output Operation





ORDERING INFORMATION

Part Number*	Part Number* Package Top N		MSL Rating
MP8886GUT-0000	TQFN-26 (5mmx5mm)	See Below	
MP8886GUT-0002	TQFN-26 (5mmx5mm)	See Below	1
MP8886GUT-xxxx**	TQFN-26 (5mmx5mm)	See Below	
EVKT-MP8886	Evaluation kit	-	-

^{*}For Tape & Reel, add suffix -Z (e.g. MP8886GUT-xxxx-Z).

** "xxxx" is the configuration code identifier for the register settings stored in the multiple-time programmable (MTP) memory, which can be configured by the user. Each "x" can be a hexadecimal value between 0 and F. "0000" is the default code when using an internal feedback divider, and "0002" is the default code when using an external feedback divider. For custom configurations, contact an MPS FAE to create a unique code.

TOP MARKING (MP8886GUT)

MPSYYWW MP8886 LLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP8886: Part number LLLLLL: Lot number

EVALUATION KIT EVKT-MP8886

EVKT-MP8886 kit contents (1) (items below can be ordered separately):

#	Part Number	Item	Quantity
1	EVL8886-U-00A	MP8886 evaluation board	1
2	EVKT-USBI2C-02	Includes one USB-to-I ² C communication interface device, one USB cable, and one ribbon cable	1
3	MP8886GUT-0000	The MP8886, which can be configured via the MTP	2
4	Online resources	Include MPS's Virtual Bench Pro 4.0	-

Order directly from MonolithicPower.com or our distributors.





Figure 2: Evaluation Kit Set-Up

Note:

1) V_{IN} should exceed 7V when using the MTP. To use the evaluation kit, download the GUI from the MPS website or contact an MPS FAE.



PACKAGE REFERENCE





PIN FUNCTIONS

Pin #	Name	Description
1	PG0	Channel 0 power good indication. If output over-voltage protection (OVP) or under-voltage protection (UVP) is triggered on channel 0, the PG0 pin is pulled low. PG0 is an open-drain output that requires an external pull-up resistor. Connect PG0 to AGND or float PG0 if not used.
2	SYNC	Synchronized to external clock signal. The SYNC pin can be configured as a synchronous input or output via the PMBus.
3	PG1	Channel 1 power good indication. If output OVP or UVP is triggered on channel 1, the PG1 pin is pulled low. PG1 is an open-drain output that requires an external pull-up resistor. Connect PG1 to AGND or float PG1 if not used.
4	GPIO0B	Channel 0 general I/O port. The GPIO0B pin can be set as a digital output for fault indication. If input OVP, output OVP, output UVP, over-current protection (OCP), or thermal shutdown is triggered on channel 0, GPIO0B is pulled low. Connect GPIO0B to AGND or float GPIO0B if not used. See the General I/O Ports (GPIO) section on page 20 for more information.
5, 14	PGND	Power ground. The PGND pin is the reference ground of the regulated output voltage (V _{OUT}). Connect PGND to larger copper areas at the negative terminals of the input and output capacitors.
6, 13	VIN	Input voltage. The VIN pin supplies all power to the converter. Place a decoupling capacitor between VIN and PGND. Place this capacitor as close as possible to the IC to reduce switching spikes. Make the VIN connection using a wide PCB trace.
7	EN0	Channel 0 enable. Pull the EN0 pin high to turn channel 0 on; pull EN0 low to turn it off. Do not float EN0.
8	BST0	Channel 0 bootstrap. Connect a capacitor between the SW0 and BST0 pins to form a floating supply across the high-side MOSFET (HS-FET) driver.
9	SW0	Channel 0 switch output. Make the connection between the SW0 pin and the inductor using a wide PCB trace.
10	SW1	Channel 1 switch output. Make the connection between the SW1 pin and the inductor using a wide PCB trace.
11	BST1	Channel 1 bootstrap. Connect a capacitor between the SW1 and BST1 pins to form a floating supply across the HS-FET driver.
12	EN1	Channel 1 enable. Pull the EN1 pin high to turn channel 1 on; pull EN1 low to turn it off. Do not float EN1.
15	ALERTB	Alert output. If a fault or warning is indicated by STATUS_WORD (79h), the ALERTB pin is pulled low. ALERTB is an open-drain output that requires an external pull-up resistor. Connect ALERTB to AGND or float ALERTB if not used.
16	SDA	PMBus serial data. Pull the SDA pin up to the VCC voltage (Vcc) if not used.
17	SCL	PMBus serial clock. Pull the SCL pin up to Vcc if not used.
18	GPIO1B	Channel 1 general I/O port. The GPIO1B pin can be set as a digital output for fault indication or as an analog input. When set as a digital output, input OVP, output OVP, output UVP, OCP, or thermal shutdown is triggered on channel 1, GPIO1B pulls low. When set as an analog input, GPIO1B sets the operation mode via a resistor connected to AGND. Connect GPIO1B to AGND or float GPIO1B if not used. See the General I/O Ports (GPIO) section on page 20 for more information.
19	VOUT1	Channel 1 sense input. Connect the VOUT1 pin to the channel 1 V _{OUT} . VOUT1 is also used for the V _{OUT} bias input. See the Internal Regulator section on page 19 for more information.
20	VFB1	Channel 1 feedback voltage input for external feedback divider mode. Connect VFB1 to a voltage divider to set the initial Vout for external feedback divider mode. Float VFB1 or connect VB1 to AGND for internal feedback divider mode.



PIN FUNCTIONS (continued)

Pin #	Name	Description
21	ADDR	PMBus address setting. The ADDR pin sets the lower 3 bits of the PMBus address via a resistor connected to AGND (see Table 2 on page 24).
22	VCC	Internal 4.9V LDO regulator output. Decouple the VCC pin using a 1µF capacitor.
23	AGND	Analog ground. The AGND pin is the ground for the internal logic and signal circuit. AGND is not internally connected to PGND. Ensure that AGND is connected to PGND in the PCB layout.
24	COMP0	Compensation for parallel operation. For applications with multiple ICs, connect the COMP0 pins of all ICs together. Float COMP0 for applications with a single IC.
25	VFB0	Channel 0 feedback voltage input for external feedback divider mode. Connect the VFB0 pin to a voltage divider to set the initial V _{OUnT} for external feedback divider mode. VFB0 should be floating or connected to GND in internal feedback divider mode.
26	VOUT0	Channel 0 sense input. Connect the VOUT0 pin to the channel 0 V _{OUT} . VOUT0 is also used for the V _{OUT} bias input. See the Internal Regulator section on page 19 for more information.

ABSOLUTE MAXIMUM RATINGS (2)

V _{IN} 0.3V (-	5V for <10ns) to
,	+49V for <10ns)
V _{ENx}	
V _{BSTx}	V _{SW} + 5.5V
V _{CC}	0.3V to +5.5V
V _{OUTx}	
V _{COMP0}	
V _{PG0}	
All other pins	
Continuous power dissipation (T	
TQFN-26 (5mmx5mm)	5.43W
Junction temperature (T _J)	
Lead temperature	
Storage temperature	

ESD Ratings (4)

Human body model (HBM)	±2kV
Charged-device model (CDM)	. ±750V

Recommended Operating Conditions (5)

Input voltage (V _{IN})	4V to 45V
Output voltage (Vout)	0.6V to 24V
Operating junction temp (T _J)	40°C to +125°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$	
EVL8886-U-00A (6)	23	3	.°C/W
JESD51-7 (7)	34.9	3.1.	°C/W

Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the converter may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) HBM is per JEDEC specification JESD22-A114; CDM is per JEDEC specification JESD22-C101. JEDEC document JEP155 states that a 500V HBM allows for safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that a 250V CDM allows for safe manufacturing with a standard ESD control process.
- The device is not guaranteed to function outside of its operating conditions.
- 6) Measured on the EVL8886-U-00A, 4-layer PCB.
- 7) Measured on a JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +125°C, typical values are tested at T_J = 25°C $^{(8)}$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input voltage (V _{IN}) under-	V _{IN_UVLO_}	35h = 0x29	4.24	4.44	4.64	V
voltage lockout (UVLO) rising threshold	RISING	35h = 0x47	7.5	7.7	7.9	V
V. LIVI O falling throshold	VIN_UVLO_	36h = 0x26	3.9	4.1	4.3	V
V _{IN} UVLO falling threshold	FALLING	36h = 0x44	7.13	7.33	7.53	V
VIN guiocoant ourrent	I.	V _{OUT} = 5V, the VO_BIAS bit is enabled, no load		12		μA
VIN quiescent current	ΙQ	V _{FB} > V _{REF} , the VO_BIAS bit is disabled, no load		150	250	μA
VIN shutdown current	I _{SD}	V _{EN} = 0V			5	μΑ
		21h = 0x226; D2h, bits[2:0] = 0b010; T _J = 25°C	3.28	3.3	3.32	V
		21h = 0x226; D2h, bits[2:0] = 0b010; T _J = -40°C to +125°C	3.21	3.3	3.39	V
		21h = 0x341; D2h, bits[2:0] = 0b010; T _J = 25°C	4.96	5	5.04	V
Output voltage	Vоит	21h = 0x341; D2h, bits[2:0] = 0b010; T _J = -40°C to +125°C	4.9	5	5.1	V
Output voltage		21h = 0x3E8; D2h, bits[2:0] = 0b011; T _J = 25°C	11.76	11.96	12.16	V
		21h = 0x3E8, D2h, bits[2:0] = 0b011; T _J = -40°C to +125°C	11.72	11.96	12.2	V
		21h = 0x3E8; D2h, bits[2:0] = 0b100; T _J = 25°C	23.2	23.8	24.4	V
		21h = 0x3E8; D2h, bits[2:0] = 0b100; T _J = -40°C to +125°C	23.1	23.8	24.5	V
Default switching frequency	fsw	D4h, bits[2:0] = 3b'011	500	600	700	kHz
SYNC frequency range (9)	fsync	Sync clock set range	150		2200	kHz
SYNC voltage (V _{SYNC}) high threshold	Vsync_high		1.7			٧
V _{SYNC} low threshold	V _{SYNC_LOW}				0.4	V
Minimum on time (9)	t _{ON_MIN}	Peak current mode		100		ns
Minimum off time (9)	toff_min			130		ns
High-side MOSFET (HS-FET) on resistance per channel	R _{DS(ON)_HS}	V_{BST} - $V_{SW} = 5V$		62	120	mΩ
Low-side MOSFET (LS-FET) on resistance per channel	R _{DS(ON)_LS}			34	70	mΩ
Switch leakage current	I _{SW_LKG}	Vsw = 45V, T _J = 25°C			5	μA
Default soft-start time	t _{SS}	61h = 0x00	0.45	0.7	0.95	ms
EN voltage (V _{EN}) rising threshold	VEN_RISING		1	1.2	1.4	V
V _{EN} hysteresis	V _{EN_HYS}			430		mV



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +125°C, typical values are tested at T_J = 25°C $^{(9)}$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units		
Default PG0 upper rising threshold	V _{PG0_UP_RISING}	E3h, bit[0] = 0b0	112	117	122	% of Vouto		
Default PG1 upper rising threshold	VPG1_UP_RISING	E3h, bit[0] = 0b0	110	115	120	% of Vout1		
PGx upper rising threshold	V _{PGx_UP_HYS}	D9h, bit[1] = 0b1		10		% of Vout		
hysteresis	VPGX_UP_HTS	D9h, bit[1] = 0b0		5		% of Vouт		
Default PG0 lower rising threshold	VPG0_LOW_RISING	E5h, bit[0] = 0b1	89	92	95	% of Vouтo		
Default PG1 lower rising threshold	V _{PG1_LOW_RISING}	E5h, bit[0] = 0b1	81	85	89	% of Vout1		
PGx lower rising threshold	Vpgx_low_hys	D9h, bit[0] = 0b1		10		% of Vout		
hysteresis	VPGX_LOW_HYS	D9h, bit[0] = 0b0		5		% of V _{OUT}		
PGx output low voltage	V_{PGX_LOW}	I _{SINK} = 1mA			0.3	V		
PGx deglitch timer (9)	tpgx_deglitch	Rising		20		μs		
PGX degition timer (9)		Falling		12		μs		
VCC regulator voltage	V _{CC}	I _{CC} = 0mA	4.7	4.9	5.1	V		
VCC regulation		Ivcc = 5mA		0.5	1	%		
Default peak current limit (ILIMIT)	I _{LIMIT_PEAK}	E0h, bits[6:4] = 3b'101	3.3	6	8.7	Α		
Default valley I _{LIMIT}	ILIMIT_VALLEY	E0h, bits[2:0] = 3b'011	3	5	7	Α		
Input over-voltage protection (OVP) threshold	V _{IN_OVP}	55h = 0x14E	34	36	38	V		
Input OVB bystorosis	M	D9h, bit[3] = 0b0		1.2		V		
Input OVP hysteresis	VIN_OVP_HYS	D9h, bit[3] = 0b1		2.2		V		
Default thermal shutdown (9)	T _{SD}	E7h = 0x96		150		°C		
Default thermal shutdown hysteresis (10)	T _{SD_HYS}	D9h, bit[4] = 0		25		°C		
PMBus DC Characteristics (PMBus DC Characteristics (SDA, SCL)							
Input high voltage	ViH		2.1			V		
Input low voltage	V _{IL}				0.8	V		
Output low voltage (9)	VoL	I _{SINK} = 1mA			0.4	V		
Input leakage current	I _{LKG}	SDA, SCL pulled up with 3.3V	-10		+10	μA		
SDA and SCL pin capacitance (9)	CPIN				400	pF		



ELECTRICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +125°C, typical values are tested at T_J = 25°C $^{(9)}$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units		
PMBus Timing Characteristic	PMBus Timing Characteristics							
SCL clock frequency (9)	fscL			400	1000	kHz		
Bus free time between a start and a stop condition ⁽⁹⁾	t _{BUF}		160			ns		
Holding time for start command ⁽⁹⁾	thd_sta		160			ns		
Set-up time for a repeated start command (9)	t _{SU_STA}		160			ns		
Set-up time for a stop command ⁽⁹⁾	tsu_sto		160			ns		
Data hold time (9)	t _{HD_DAT}			60		ns		
Data set-up time (9)	tsu_dat		10			ns		
Clock low timeout (9)	t _{LOW_TO}		25		35	ms		
Clock low period (9)	t _{LOW}		160			ns		
Clock high period (9)	t _{HIGH}		60			ns		
SCL and SDA fall time (9)	t _{FALL}		10		300	ns		
SCL and SDA rise time (9)	t _{RISE}		10		300	ns		

Notes:

- 8) Tested with the default version of the MP8886 (MP8886GUT-0000), unless otherwise noted.
- 9) Derived by design and characterization. Not tested in production.

PMBUS-COMPATIBLE INTERFACE TIMING DIAGRAM



S = Start Condition

Sr = Repeated Start Condition


P = Stop Condition

Figure 2: PMBus-Compatible Interface Timing Diagram



TYPICAL CHARACTERISTICS


 $V_{IN}=24V$, $V_{OUT0}=V_{OUT1}=3.3V$, $L_0=L_1=4.7\mu H$, $f_{SW}=600kHz$, $T_A=25^{\circ}C$, tested with the default version of the MP8886 (MP8886GUT-0000), unless otherwise noted.






TYPICAL CHARACTERISTICS (continued)


 $V_{IN}=24V$, $V_{OUT0}=V_{OUT1}=3.3V$, $L_0=L_1=4.7\mu H$, $f_{SW}=600kHz$, $T_A=25^{\circ}C$, tested with the default version of the MP8886 (MP8886GUT-0000), unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS


















Performance waveforms are tested on the evaluation board. $V_{IN} = 24V$, $V_{OUT0} = V_{OUT1} = 3.3V$, $L_0 = L_1 = 4.7 \mu H$, $f_{SW} = 600 kHz$, $T_A = 25 ^{\circ}C$, tested with the default version of the MP8886 (MP8886GUT-0000), unless otherwise noted.

CH2: Vswo


CH3: Vsw₁

CH4: Iout

CH3: Iout


SCP Entry

Dual-phase, single-output operation, Vout = 3.3V, Iout = 6A




SCP Recovery

Dual-phase, single-output operation, Vout = 3.3V, lout = 6A




Load Transient Response

Dual-output operation, $V_{OUT0} = V_{OUT1} = 3.3V$, $I_{OUT1} = 3A$, $I_{OUT0} = 1.5A$ to 3A, e-load transient slew rate = $2.5A/\mu s$, $C_{OUT} = 3 \times 22\mu F$




Load Transient Response

Dual-phase, single-output operation, $V_{OUT} = 3.3V$, $I_{OUT} = 1.5A$ to 3A, e-load transient slew rate = $2.5A/\mu s$, $C_{OUT} = 3 \times 22\mu F$



Load Transient Response

Dual-phase, single-output operation, $V_{OUT} = 3.3V$, $I_{OUT} = 3A$ to 6A, e-load $2.5A/\mu s$, $C_{OUT} = 3 \times 22\mu F$





FUNCTIONAL BLOCK DIAGRAM




Figure 3: Functional Block Diagram (Channel 0)



OPERATION

The MP8886 is a high-frequency, synchronous step-down converter with built-in high-side and low-side power MOSFETs (HS-FETs and LS-FETs, respectively). The device has a wide input voltage (V_{IN}) range, and it can achieve up to 3A of continuous output current (I_{OUT}) per channel, or it can be paralleled for up to 6A of continuous I_{OUT} . The MP8886 has excellent load and line regulation across the entire -40°C to +125°C junction temperature (I_{J}) range. Multiple MP8886s can also be paralleled for a higher load current capability.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MP8886 operates in fixed-frequency, peak current control mode to regulate the output voltage (V_{OUT}). An internal clock initiates the pulse-width modulation (PWM) cycle. At the rising edge of the clock, the HS-FET turns on, and the inductor current (I_L) rises linearly to provide energy to the load.

The HS-FET remains on until its current reaches the comparator voltage (V_{COMP}), which is the output of the internal error amplifier (EA). V_{COMP} is determined by the difference between the feedback voltage (V_{FB}) and the internal, high-precision reference voltage (V_{REF}). V_{COMP} determines how much energy should be transferred to the load. V_{COMP} is greater at higher load currents. To adjust V_{OUT} , both the feedback divider ratio and the internal V_{REF} can be adjusted via the PMBus.

If the HS-FET turns off, the LS-FET turns on and remains on until the next clock starts. During this period, I_L flows through the LS-FET. To avoid shoot-through, a dead time (DT) is inserted to prevent the HS-FET and LS-FET from turning on at the same time.

If the HS-FET current (I_{HS}) does not reach the value set by V_{COMP} in one PWM period, then it remains on until I_{HS} reaches the peak current limit (I_{LIMIT_PEAK}), saving a turn-off operation. See the Over-Current Protection (OCP) section on page 20 for more details.

Selectable Advanced Asynchronous Modulation (AAM) Mode or Forced Continuous Conduction Mode (FCCM)

At light loads, the MP8886 can operate in advanced asynchronous modulation (AAM) mode and forced continuous conduction mode (FCCM). The mode can be selected via the PMBus. AAM mode optimizes efficiency during light-load or no-load conditions. FCCM maintains a constant switching frequency (f_{SW}) and smaller V_{OUT} ripple, but it is less efficient under light loads.

If AAM mode is enabled, the MP8886 enters discontinuous conduction mode (DCM) as I_L approaches 0A. As the load decreases further or if there is no load, the peak I_L (I_{L_PEAK}) drops below the AAM mode peak current threshold set via the PMBus. Then the MP8886 enters AAM mode while consuming a very low quiescent current (I_Q) to further improve light-load efficiency.

In AAM mode, the internal clock is blocked, and the MP8886 skips some pulses. If V_{FB} drops below V_{REF} , V_{COMP} ramps up until I_{L_PEAK} exceeds the AAM mode threshold. Then the internal clock is reset, and the crossover time is used as the benchmark for the next clock. This control scheme improves efficiency by scaling down f_{SW} to reduce switching and gate driver losses.

As I_{OUT} increases from light loads, V_{COMP} and f_{SW} also increase. If I_{OUT} exceeds the critical level set by V_{COMP} , the MP8886 resumes fixed-frequency PWM control in discontinuous conduction mode (DCM) or FCCM.

In FCCM, the MP8886 operates in fixed-frequency, peak current control mode to regulate V_{OUT} , regardless of I_{OUT} .




Figure 4: AAM Mode and FCCM



Internal Regulator

A 4.9V internal regulator powers most of the internal circuitry. This regulator takes V_{IN} and operates across the entire V_{IN} range. If V_{IN} exceeds 4.9V, the regulator's output is in full regulation. Lower V_{IN} values result in lower V_{OUT} values. The regulator is enabled once V_{IN} exceeds its under-voltage lockout (UVLO) threshold and either EN0 or EN1 is high. Once both EN0 and EN1 are pulled low, the internal VCC regulator is disabled to reduce power dissipation.

To improve thermal performance, the $V_{\text{OUT-}}$ biased function can be enabled via the PMBus (MFR_VOUT_CTRL). If V_{OUTx} exceeds 4.8V, VCC and the internal circuitry are powered by V_{OUTx} . V_{OUTx} can supply VCC via the VOUTx pin. The MP8886 selects the supply channel automatically, according to V_{OUT} and the operation mode.

Enable (EN) Control

ENx is a digital control pin that turns the converter on and off. Pull EN0 high to turn channel 0 on; pull EN0 low to turn it off. Pull EN1 high to turn channel 1 on; pull EN1 low to turn it off. If both EN0 and EN1 are pulled low, VCC, the digital clock, and most of the internal circuitry are turned off to reduce current consumption. ENx can tolerate high voltages, and it can be pulled up to VIN.

Switching Frequency (fsw)

The MP8886 has a configurable f_{SW} that can be set between 150kHz and 2.2MHz via the PMBus. The default f_{SW} is 600kHz. f_{SW} can also be set by a logic-level synchronizing signal via the SYNC pin.

Synchronous Input and Output

The SYNC pin can be configured as a synchronous input or output via the PMBus. When operating as a synchronous input (SYNC in), the internal f_{SW} can be synchronized by an external clock via the SYNC pin. The MFR_PHASE_CTRL register sets the phase shift between the external SYNC in signal and the internal oscillator clock to 0° or 180°.

At start-up, the MP8886 operates at an internal set frequency, then quickly synchronizes to the

external clock once soft start (SS) is complete. Ensure that the high amplitude of the SYNC clock exceeds 1.7V and the low amplitude is below 0.4V to drive the internal logic. The recommended external SYNC frequency (f_{SYNC}) is between 150kHz and 2.2MHz.

When there is a SYNC clock, the MP8886 operates in FCCM with a fixed frequency. It is recommended that the clock pulses are >200ns.

When the SYNC pin operates as a synchronous output (SYNC out), the device outputs a clock based on the internal oscillator. The SYNC pin does not need to be externally pulled up when operating as SYNC out.

When multiple devices are operating in parallel, the SYNC pins of all the devices should be connected together. The master device should be configured as the SYNC output, and the slave devices should automatically be configured as SYNC in.

V_{IN} Under-Voltage Lockout (UVLO) Protection

The MP8886 features V_{IN} UVLO to ensure there is reliable output power. If either EN0 or EN1 is active, the MP8886 starts up once V_{IN} exceeds its UVLO rising threshold. The device shuts down when V_{IN} drops below the UVLO falling threshold. This function prevents the device from operating at an insufficient voltage. UVLO is a non-latch protection. The V_{IN} UVLO threshold can be configured via the PMBus.

Soft Start (SS)

To avoid overshoot during start-up, the MP8886 has built-in soft start (SS), which ramps up V_{OUT} with a controlled slew rate. Once the device starts up, the internal circuitry generates a soft-start voltage (V_{SS}) that ramps up slowly. If V_{SS} is below the internal V_{REF} , then V_{SS} overrides V_{REF} as the EA reference. If V_{SS} exceeds V_{REF} , then V_{REF} acts as the reference. At this point, SS completes and the MP8886 enters steady state operation.

The soft-start time (t_{SS}) can be configured via the PMBus. If the output is shorted to PGND, V_{FB} is pulled low, and V_{SS} is discharged. The MP8886 initiates another SS once it returns to a normal state.



Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Neither the HS-FET nor LS-FET turn on until V_{SS} exceeds V_{FB} .

Power Good (PG) Indication

The MP8886 has power good (PG) indication (PG0 for channel 0 and PG1 for channel 1). The PGx pin is an open-drain output that should be pulled up to a voltage source via a resistor (e.g. $100k\Omega$). When V_{IN} is present, the MOSFET turns on so that PGx is pulled down to AGND before SS is ready. Once V_{OUT} is outside of its rated voltage range, PGx pulls low to indicate a failure output status. When V_{OUT} is within the rated voltage range, PGx pulls high after a delay (typically 20μ s). The PG threshold and hysteresis can be configured via the PMBus.

In applications with multiple phases or devices, only the master device's PG0 pin indicates the PG status.

General I/O Ports (GPIO)

The MP8886 has two general I/O ports (GPIO0B and GPIO1B). Each GPIO pin can be set as an analog input or digital output via MFR_GPIO_MODE (DCh). When GPIOxB is set as a digital output, it is an open drain that should be pulled up to a voltage source via a resistor (e.g. $100k\Omega$).

When GPIO0B is set as an analog input, it is a high impedance input with no specific function. When GPIO0B is set as a digital output, it operates as a fault indicator that pulls down if V_{IN} over-voltage protection (OVP), V_{OUT} OVP, V_{OUT} under-voltage protection (UVP), OCP, or thermal shutdown is triggered on channel 0. The MFR_GPIO_CTRL register determines which events control GPIO0B. Connect GPIO0B to AGND or float GPIO0B if it is not used, regardless of whether it is set as an input or output.

When GPIO1B is set as an analog input, it sets the converter's operation mode (see the Operation Mode Selection section on page 23 for more details). When GPIO1B is set as a digital output, it operates as a fault indicator that is pulled down if V_{IN} OVP, V_{OUT} OVP, V_{OUT} UVP, OCP, or thermal shutdown is triggered on channel 1. The MFR_GPIO_CTRL register

determines which events control GPIO1B. Set GPIO1B as a digital output, and connect GPIO1B to AGND or float GPIO1B if not used.

Over-Current Protection (OCP)

The MP8886 has cycle-by-cycle OCP. I_L is monitored while the HS-FET is on. Once I_{L_PEAK} exceeds I_{LIMIT_PEAK} , the HS-FET turns off; the LS-FET turns on to discharge the energy, and I_L decreases. The HS-FET does not turn on again until I_L drops below the valley current limit (I_{LIMIT_VALLEY}). This prevents I_L from rising and damaging the components. I_{LIMIT_PEAK} and I_{LIMIT_VALLEY} can be configured via the PMBus.

When I_L exceeds I_{LIMIT_VALLEY}, the OCP timer starts. If the OCP timer reaches 32 consecutive cycles, OCP is triggered. As I_L reaches I_{LIMIT_PEAK} during each OCP timer cycle, short-circuit protection (SCP) with hiccup mode is triggered.

Short-Circuit Protection (SCP)

If a short circuit occurs, the MP8886 immediately reaches its current limit (I_{LIMIT}) and V_{OUT} drops to its UVP threshold (90% of V_{OUT} by default). The device considers this an output dead short, which immediately triggers SCP. There are three SCP fault response modes that can be selected via the PMBus: hiccup (default), current limit only, and latch-off.

In hiccup mode, the MP8886 disables the output and resets V_{SS} , then initiates a new SS. The hiccup time can be configured via the PMBus. If the short remains after SS completes, then the device repeats this operation until the short is removed, and the output returns to its regulation level. Hiccup mode greatly reduces the average short-circuit current by periodically restarting the part to alleviate thermal issues and protect the converter.

In current limit only mode, the MP8886 continues to operate while maintaining I_{OUT} at the value set by MFR_OC_FAULT_LIMIT (E0h).

In latch-off mode, the MP8886 turns off until the power on VIN is cycled or the device is enabled again.

Over-Voltage Protection (OVP)

The MP8886 monitors V_{FB} to detect output overvoltage (OV) conditions. When V_{OUT} exceeds the OVP threshold, OVP is triggered.



There are three OVP fault response modes that can be selected via the PMBus: discharge (default), ignore, and latch-off. In discharge mode, the LS-FET turns on to discharge the output until the current reaches the negative I_{LIMIT}. In ignore mode, the MP8886 takes no action and continues to operate without interruption. In latch-off mode, the MP8886 turns off until the power on VIN is cycled or the device is enabled again.

The MP8886 also has optional V_{IN} OVP. The V_{IN} OVP threshold can be set via the PMBus. If V_{IN} exceeds its OVP threshold, the MP8886 stops switching. V_{IN} OVP is a non-latch protection. The device resumes normal operation once the V_{IN} OV condition is removed.

Thermal Shutdown

The MP8886 monitors the IC temperature internally to prevent the device from operating at exceedingly high temperatures. If the junction temperature (T_J) exceeds the thermal shutdown rising threshold, the device shuts down. Thermal shutdown is a non-latch protection. Once T_J drops below the thermal shutdown falling threshold, the device initiates a new SS to resume normal operation. The thermal shutdown threshold and hysteresis can be set via the PMBus.

Floating Driver and Bootstrap (BST) Charging

An external bootstrap (BST) capacitor (C_{BST}) powers the floating HS-FET driver. The floating driver has its own UVLO protection, with a 2.6V rising threshold and 200mV hysteresis. When the difference between the BST voltage (V_{BST}) and SW voltage (V_{SW}) (V_{BST} - V_{SW}) is below the internal 4.9V BST regulator voltage, a P-channel MOSFET pass transistor (M1 in Figure 5) connected between VIN and BST turns on to charge the C_{BST} while LS-FET is on. If (V_{BST} - V_{SW}) exceeds 4.9V, the BST comparator (U1 in Figure 5) regulates M1 to maintain a 4.9V V_{BST} across C_{BST} . The external circuit should have enough voltage headroom to accommodate charging.

When $(V_{BST}$ - $V_{SW})$ drops below the UVLO threshold, the HS-FET turns off, and the LS-FET turns on for its minimum on time (t_{ON_MIN}) to conduct and refresh the charge on C_{BST} .

At higher duty cycles, the internal charging circuit may not have sufficient voltage and time to charge C_{BST} . Add external circuitry to ensure that V_{BST} is within its normal operating range. Figure 5 shows the internal BST charging circuit.




Figure 5: Internal BST Charging Circuit

Low-Dropout Mode

To improve dropout, the MP8886 is designed to operate at close to 100% duty cycle when (V_{BST} - V_{SW}) exceeds the UVLO threshold.

If V_{IN} drops, the HS-FET remains on and operates at close to 100% duty cycle to maintain output regulation until (V_{BST} - V_{SW}) drops below the UVLO threshold. Since the supply current sourced from C_{BST} is low, the BST charge does not refresh often, and the HS-FET remains on for more switching cycles. This keeps the switching regulator's effective duty cycle high. The effective maximum duty cycle for a single channel is 98% on the evaluation board.

The effective duty cycle during low dropout is primarily determined by the voltage drop across the power MOSFET, inductor resistance, and PCB resistance.

Operation with a Single Device

There are three operation options for applications with a single device: dual-output operation; 2-phase, single-output operation; and single-phase, 6A operation. See the Operation Mode Selection section on page 23 for more details.

Figure 6 on page 22 shows dual-output operation. With dual-output operation, channel 0 and channel 2 are independent, and their outputs can be set independently.






Figure 6: Single Device with Dual Outputs

Figure 7 shows dual-phase, single-output operation. In this scenario, channel 0 and channel 1 are paralleled and can achieve up to 6A of I_{OUT} . Channel 0 and channel 1 are automatically interleaved with a 180° phase shift to reduce V_{OUT} ripple.




Figure 7: Single Device with Two Phases and a Single Output

Figure 8 shows single-phase, 6A operation. In this scenario, channel 0 and channel 1's switching nodes are connected together externally. The two channels work in parallel with one inductor to achieve 6A of I_{OUT} .




Figure 8: Single Device with Dual Outputs

Figure 17 and Figure 18 on page 54, and Figure 19 on page 55 show the typical application circuits for different output and phase operations.

Operation with Multiple Devices

Multiple MP8886s can operate in parallel for applications with a higher I_{OUT} . When multiple ICs are paralleled, one IC is set as the master device, while the others are set as slave devices. See the Operation Mode Selection section on page 23 for more details. Up to two ICs (four phases) can be paralleled, with an automatically interleaved 90° phase shift. If there is more than one slave device, the slave devices all have the same phase shift.

In applications with more than one IC, connect the COMP0 pins of all the ICs together. Connect all of the SYNC pins together as well. For the master chip, the SYNC pin should be set as SYNC out. For the slave devices, the SYNC pin should be set as SYNC in. The SYNC pin does not need to be pulled up externally. If using the internal feedback divider, float the VFBx pin or connect VFBx to AGND. If using the external feedback divider, all of the VFBx pins should be connected together and configured by one feedback divider. All devices should be set to the same frequency via MFR_FREQUENCY_SWITCH (D4h).

Figure 9 shows two paralleled ICs operating with an internal feedback divider.




Figure 9: Two Paralleled Devices with GPIO1B Configuration and an Internal Feedback Divider

Figure 10 shows the two paralleled devices with an external feedback divider.




Figure 10: Two Paralleled Devices with GPIO1B Configuration and an External Feedback Divider



Operation Mode Selection

The MP8886 has different operation modes for applications with single and multiple devices. The operation mode can be selected via the multiple-time programmable (MTP) memory or GPIO1B.

When MFR_PWR_STAGE_SET (EAh), bit[3] is set to 0, the operation mode is set by GPIO1B during start-up. Connect GPIO1B to VCC or AGND via a resistor to set the operation mode. GPIO1B should be set as an analog input in MFR_GPIO_MODE for this purpose. Table 1 shows the GPIO1B configurations for the different operation modes.

Table 1: GPIO1B Configurations for Different Operation Modes

R1 (1%)	R2 (1%)	Application	Mode
10kΩ	NS		Dual output
NS	10kΩ	Single IC	Single-phase, 6A output
NS	30.1kΩ		Dual-phase, single output
NS	51.1kΩ	Multiple ICs	Master
NS	61.9kΩ	iviuitipie iCs	Slave

Figure 11 shows the operation mode selection via GPIO1B.




Figure 11: Operation Mode Selection via GPIO1B

When MFR_PWR_STAGE_SET (EAh), bit[3] is set to 1, the operation mode is set via the MTP. See the MFR_PWR_STAGE_SET (EAh) section on page 46 for more details.

PMBus Control and Default Output Voltage

Once the MP8886 is enabled, V_{IN} exceeds its UVLO threshold, EN is pulled high, and OPERATION (01h), bit[7] is set to 1, the device starts up with the default V_{OUT} . V_{OUT} is determined by the PMBus once the PMBus receives a valid V_{OUT} .

 V_{OUT} is set by adjusting the internal V_{REF} and output feedback divider ratio. See the VOUT_COMMAND (21h) section on page 29h and the MFR_VOUT_CTRL (D2h) section on page 37 for more details.

Cyclical Redundancy Check (CRC) Protection

The MTP's integrity is checked after a power cycle is reset. Each time the MTP contents are read, the MP8886 initiates a cyclic redundancy check (CRC). If a CRC error occurs, the registers attempt to read the contents again. If the error occurs again, the CML bits of the STATUS BYTE and STATUS WORD commands are set, and the ALERTB pin is pulled low.



PMBUS INTERFACE

PMBus Serial Interface

The power management bus (PMBus) is an open-standard power management protocol that defines a means of communication with power conversion and other devices.

The PMBus is a two-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are pulled up to a bus voltage (V_{BUS}) externally while they are idle. While the lines are connected, a master device generates the SCL signal and device address, and arranges the communication sequence. The MP8886 is a PMBus slave device that supports two fast modes: 400kHz and 1000kHz. The PMBus interface adds flexibility to the power supply solution.

Slave Address

Set a unique address for each slave device that is connected to the same PMBus. The ADDR pin configures the lower 3 bits of the PMBus address. Table 2 shows the different ADDR resistor (R_{ADDR}) values for the lower 3 bits. If the ADDR pin is floating, the address for the lower 3 bits is 111.

Table 2: PMBus Lower 3 Bits Address

R _{ADDR} (kΩ) (1%)	Lower 3 Bits of the Slave Address
0	000
30.9	001
51.1	010
68.1	011
86.6	100
105	101
124	110
210	111

The higher 4 bits of the PMBus address are set via the MFR_ADDRESS (0xD0) register. These bits range between 0000 and 1111. By default, the higher 4 bits are 0000. In addition, MFR_RAIL_ADDRESS (E8h) can set the PMBus address digitally.

Start and Stop Commands

The start and stop commands are signaled by the master device, which signifies the beginning and end of the PMBus transfer. A start command (S) is defined as the SDA signal transitioning from high to low while SCL is high. The stop command (P) is defined as the SDA signal transitioning from low to high while SCL is high (see Figure 12 on page 25).

The master then generates the SCL clocks and transmits the device address and the read/write (R/W) direction bit on the SDA line. Data is transferred in 8-bit bytes by the SDA line. Each byte of data is followed by an acknowledge (ACK) bit.

PMBus Update Sequence

The MP8886 requires a start command, a valid PMBus address, a register address byte, and a data byte for a single data update. The device acknowledges that it has received each byte by pulling the SDA line low during the high period of a single clock pulse. A valid PMBus address selects the MP8886. The device performs an update on the falling edge of the LSB byte.

PMBus Message Format

Figure 13 on page 25 shows the PMBus message format. The white cells indicate that the bus host is actively driving the bus. The gray cells indicate that the MP8886 is driving the bus. Additional components are defined below:

- S = Start command
- Sr = Repeated start command
- P = Stop command
- R = Read bit
- W = Write bit
- A = Acknowledge bit (0)
- A = Acknowledge bit (1)

"A" represents the acknowledge (ACK) bit. The ACK bit is typically active low (logic 0) if the transmitted byte is successfully received by a device. However, when the receiving device is the bus master, the acknowledge bit for the last

byte read is active high (logic 1), indicated by A.




Figure 12: Data Transfer across the PMBus




Figure 13: PMBus Message Format



SUPPORTED PMBUS COMMANDS

Command Name Code		Туре	Bytes	Page 0 (Channel 0)	Page 1 (Channel 1)
00h	PAGE	R/W	1	√	✓
01h	OPEARTION	R/W	1	✓	✓
03h	CLEAR FAULTS	Send	0	✓	✓
10h	WRITE PROTECT	R/W	1	✓	✓
15h	STORE USER ALL	Send	0	✓	✓
16h	RESTORE USER ALL	Send	0	✓	✓
21h	VOUT COMMAND	R/W	2	✓	✓
24h	VOUT MAX	R/W	2	✓	✓
25h	VOUT MARGIN HIGH	R/W	2	✓	✓
26h	VOUT MARGIN LOW	R/W	2	✓	✓
35h	VIN ON	R/W	2	✓	✓
36h	VIN OFF	R/W	2	✓	✓
55h	VIN OV FAULT LIMIT	R/W	2	✓	✓
60h	TON DELAY	R/W	2	✓	✓
61h	TON RISE	R/W	2	✓	✓
64h	TOFF DELAY	R/W	2	✓	✓
65h	TOFF FALL	R/W	2	✓	✓
78h	STATUS BYTE	R	1	✓	✓
79h	STATUS WORD	R	2	✓	✓
7Ah	STATUS_VOUT	R	1	✓	✓
7Bh	STATUS IOUT	R	1	✓	✓
7Ch	STATUS_INPUT	R	1	✓	✓
7Eh	STATUS CML	R	1	✓	✓
88h	READ VIN	R	2	✓	✓
89h	READ IIN	R	2	✓	✓
8Bh	READ VOUT	R	2	✓	✓
8Ch	READ IOUT	R	2	✓	✓
8Dh	READ TEMPERATURE	R	2	✓	✓
D0h	MFR ADDRESS	R/W	1	✓	-
D1h	MFR DITHER CTRL	R/W	1	✓	-
D2h	MFR VOUT CTRL	R/W	1	✓	✓
D3h	MFR VOUT TRAN RATE	R/W	1	✓	✓
D4h	MFR_FREQ_SWITCH	R/W	1	✓	-
D5h	MFR PHASE CTRL	R/W	1	✓	-
D6h	MFR_COMP1_CTRL	R/W	1	✓	✓
D7h	MFR_COMP2_CTRL	R/W	1	✓	✓
D8h	MFR_SLOPE_CTRL	R/W	1	✓	✓
D9h	MFR HYS CTRL	R/W	1	✓	✓
DAh	MFR PWM CTRL	R/W	1	✓	✓
DBh	MFR GPIO CTRL	R/W	1	✓	✓
DCh	MFR GPIO MODE	R/W	1	✓	✓
DDh	MFR PRODUCT ID	R/W	1	✓	-
DEh	MFR PRODUCT VERSION	R/W	1	✓	-
E0h	MFR OC FAULT LIMIT	R/W	1	✓	✓
E1h	MFR OC RESPONSE	R/W	1	✓	✓
E2h	MFR VIN OV FAULT RESPONSE	R/W	1	✓	✓
E3h	MFR VOUT OV FAULT LIMIT	R/W	1	√	√
E4h	MFR VOUT OV AULT RESPONSE	R/W	1	✓	√



SUPPORTED PMBUS COMMANDS (continued)

Command Code	Command Name	Туре	Bytes	Page 0 (Channel 0)	Page 1 (Channel 1)
E5h	MFR_VOUT_UV_ FAULT_LIMIT	R/W	1	✓	✓
E6h	MFR_VOUT_UV_AULT_RESPONSE	R/W	1	✓	✓
E7h	MFR_OT_FAULT_LIMIT	R/W	1	✓	-
E8h	MFR_RAIL_ADDRESS	R/W	1	✓	-
E9h	MFR_LIGHT_CTRL	R/W	1	✓	✓
EAh	MFR_PWR_STAGE_SET	R/W	1	✓	-



REGISTER MAP (10)

PAGE (00h)

Format: Unsigned binary

The PAGE command determines whether the PMBus command operates on channel 0 or channel 1. When bit[0] = 0, channel 0 is selected, and the PMBus command operates on channel 0. When bit[0] = 1, channel 1 is selected, and the PMBus command operates on channel 1. For more details on which PMBus command can support channel 0 or channel 1, see the Supported PMBus Commands section starting on page 26.

Bits	Access	Bit Name	Default	Description
7:1	R	RESERVED	7'b 0000000	Reserved.
0	R/W	PAGE	1'b0	Selects whether the PMBus command operates on channel 0 or channel 1. 0: Chanel 0 is selected for the PMBus command 1: Chanel 1 is selected for the PMBus command

OPEARTION (01h)

Format: Unsigned binary

The OPERATION command controls some behaviors. Bit[7] controls when the DC/DC converter turns on and off. This means that the MP8886's output can be turned on and off under host control via the PMBus. Bit[6] controls the shutdown behavior. If the PMBus device output is on (bit[7] = 1), then bits[5:4] control the basic source of the V_{OUT} command.

Bits	Access	Bit Name	Default	Description
				Selects the operation mode.
7:4	R/W	OPERATION	4'b1000	4'b00xx: The converter turns off immediately without a configurable delay or fall time (t _{FALL}) 4'b01xx: The converter initiates a soft shutdown with a configurable delay (set by TOFF_DELAY) and t _{FALL} (set by TOFF_FALL) 4'b1000: The converter is on with a normal output (set by VOUT_COMMAND) 4'b 1001: The converter is on with a low output (set by VOUT_MARGIN_LOW) 4b'1010: The converter is on with a high output (set by VOUT_MARGIN_HIGH) "x" means not applicable.
3:0	R	RESERVED	4'b0000	Reserved.

CLEAR_FAULTS (03h)

Format: Unsigned binary

The CLEAR_FAULTS command clears any fault bits that have been set. This command clears all bits in all status registers simultaneously. If a fault is still present once the bit is cleared, the fault bit is set again immediately. This command is write-only. There is no data byte for this command. Faults on channel 0 and channel 1 should be cleared separately.

Note

10) All default values are based on the default configuration code (MP8886GUT-0000).



WRITE_PROTECT (10h)

Format: Unsigned binary

The WRITE_PROTECT command controls writing to the MP8886. This command provides protection against accidental writes. This write protection controls all registers, including channel 0 and channel 1.

Bits	Access	Bit Name	Default	Description
7:4	R/W	WRITE_PROTECT	4'b0000	Selects the write protection settings. 4'b1000: All writes are disabled except writes to the WRITE_PROTECT command 4'b0100: All writes are disabled except writes to the WRITE_PROTECT, OPERATION, and PAGE commands 4'b0010: All writes are disabled except writes to the WRITE_PROTECT, OPERATION, PAGE, and VOUT_COMMAND commands 4'b0000: Enables all writes to all commands
3:0	R	RESERVED	4'b0000	Reserved.

STORE_USER_ALL (15h)

Format: Unsigned binary

The STORE_USER_ALL command saves the register values to the MTP. STORE_USER_ALL instructs the PMBus device to copy the entire contents of the operating memory to the corresponding locations in the MTP (the non-volatile user store memory). Any items in the operating memory that do not have corresponding locations in the MTP are ignored.

The MP8886 automatically turns EN off, then writes all of the data from the converter's memory map to the internal MTP. After the device has completed writing to the MTP, it restarts with the new configuration data from the MTP. This process starts once the MP8886 receives a STORE_USER_ALL command from the PMBus interface.

The MTP can be configured an unlimited number of times. To configure the MTP successfully, V_{IN} must exceed 7V.

This command has no data bytes. This command is write-only.

RESTORE USER ALL (16h)

Format: Unsigned binary

The RESTORE_USER_ALL command loads the MTP values to the registers. RESTORE_USER_ALL instructs the PMBus device to copy the entire contents of the user store (MTP) to the matching locations in the operating memory (PMBus register). The values in the operating memory are overwritten by the value retrieved from the user store. Any items in the user store that do not have corresponding locations in the operating memory are ignored.

RESTORE_USER_ALL can be used even when the device is not configured for the MTP. While restoring the MTP data to the user memory, the device executes a CRC calculation and compares the calculation with the stored CRC check result in the MTP cell. The MTP value is restored to the operating memory once these values match.

The output turns off first during this operation. After MTP configuration is complete, the output turns on again with the new configuration data from the MTP.

This command has no data bytes. This command is write-only.



VOUT COMMAND (21h)

Format: Direct

The VOUT_COMMAND command sets V_{REF}, which can be used to calculate V_{OUT}.

Bits	Access	Bit Name	Default	Description
15:10	R/W	RESERVED	6'b000000	Reserved.
9:0	R/W	VOUT_COMMAND	10'b1000100110	Sets V _{REF} .

V_{OUT} is determined by V_{REF} and the feedback divider ratio. V_{OUT} can be estimated with Equation (1):

$$V_{OUT}(V) = 0.0015 \times (X / Feedback Divider Ratio)$$
 (1)

Where X is the 10-bit, unsigned binary integer of VOUT_COMMAND, bits[9:0] (1.5mV per LSB).

There is an external feedback divider ratio (see Figure 15 on page 51). The internal feedback divider ratio is selected via MFR_VOUT_CTRL, while the external divider ratio can be calculated with Equation (2):

In external feedback divider mode, the external resistor divider sets V_{OUT} . When using an external feedback divider, the internal feedback divider ratio should be set to 1:16. In internal feedback divider mode, the internal feedback divider ratio is selected by MFR_VOUT_CTRL (D2h) (see Table 3).

Table 3: Internal Feedback Divider Ratio

MFR_VOUT_CTRL, Bits[2:0]	Internal Feedback Divider Ratio	V _{оит} Range
000	1:1	0.6V to 1.5345V
001	1:2	0.6V to 3.069V
010	1:4	0.6V to 6.138V
011	1:8	1.2V to 12.276V
100	1:16	2.4V to 24.552V

VOUT_MAX (24h)

Format: Direct

The VOUT_MAX command sets the V_{REF} upper threshold, which limits V_{OUT} . This command limits V_{OUT} , which prevents a user from unintentionally setting V_{OUT} too high.

Bits	Access	Bit Name	Default	Description
15:10	R/W	RESERVED	6'b000000	Reserved.
9:0	R/W	VOUT_MAX	10'b1111111111	Sets the maximum V _{REF} .

The maximum V_{OUT_MAX} limit is determined by the maximum V_{REF} and feedback divider ratio. V_{OUT_MAX} can be estimated with Equation (2):

$$V_{OUT\ MAX}(V) = 0.0015 x (X / Feedback Divider Ratio)$$
 (2)

Where X is the 10-bit, unsigned binary integer of VOUT_MAX, bits[9:0] (1.5mV per LSB).

There is an external feedback divider ratio (see Figure 15 on page 51). The internal feedback divider ratio is selected via MFR_VOUT_CTRL, while the external divider ratio can be calculated with Equation (2).



VOUT MARGIN HIGH (25h)

Format: Direct

The VOUT_MARGIN_HIGH command stores V_{REF} in response to the margin high action in OPERATION (01h).

Bits	Access	Bit Name	Default	Description
15:10	R/W	RESERVED	6'b000000	Reserved.
9:0	R/W	VOUT_MARGIN_HIGH	10'b1001010010	Sets the margin high V _{REF} .

The margin high $V_{OUT_MARGIN_HIGH}$ is determined by the margin high V_{REF} and the feedback divider ratio. $V_{OUT_MARGIN_HIGH}$ can be calculated with Equation (3):

$$V_{OUT\ MARGIN\ HIGH}(V) = 0.0015 x (X / Feedback\ Divider\ Ratio)$$
 (3)

Where *X* is the 10-bit, unsigned binary integer of VOUT_MARGIN_HIGH, bits[9:0] (1.5mV per LSB).

There is an external feedback divider ratio (see Figure 15 on page 51). The internal feedback divider ratio is selected via MFR_VOUT_CTRL, while the external divider ratio can be calculated with Equation (2) on page 30.

VOUT_MARGIN_LOW (26h)

Format: Direct

The VOUT_MARGIN_LOW command stores V_{REF} in response to the margin low action in OPERATION (01h).

Bits	Access	Bit Name	Default	Description
15:10	R/W	RESERVED	6'b000000	Reserved.
9:0	R/W	VOUT_MARGIN_LOW	10'b0111111010	Sets the margin low V _{REF} .

The margin low V_{OUT} ($V_{OUT_MARGIN_LOW}$) is determined by the margin low V_{REF} and the feedback divider ratio. $V_{OUT_MARGIN_LOW}$ can be estimated with Equation (4):

$$V_{OUT\ MARGIN\ LOW}(V) = 0.0015\ x\ (X\ /\ Feedback\ Divider\ Ratio)$$
 (4)

Where X is the 10-bit, unsigned binary integer of VOUT MARGIN LOW, bits[9:0] (1.5mV per LSB).

There is an external feedback divider ratio (see Figure 15 on page 51). The internal feedback divider ratio is selected via MFR_VOUT_CTRL, while the external divider ratio can be calculated with Equation (2) on page 30.

VIN_ON (35h)

Format: Direct

The VIN_ON command sets the V_{IN} UVLO rising threshold via the PMBus. Channel 0's VIN_ON has a higher priority than channel 1's VIN_ON. If V_{IN} is below channel 0's VIN_ON, both channel 0 and channel 1 do not turn on.

	Bits	Access	Bit Name	Default	Description
	15:9	R/W	RESERVED	7'b0000000	Reserved.
Ī	8:0	R/W	VIN_ON	9'b000100100	Sets the V _{IN} UVLO rising threshold. 108mV/LSB.

If the VIN_ON value is below the value set by register 1Dh, the V_{IN} UVLO rising threshold is 3.1V. If the VIN_ON value exceeds the value set by register 1Dh, the V_{IN} UVLO rising threshold is set by VIN_ON.



VIN_OFF (36h)

Format: Direct

The VIN_OFF command sets the V_{IN} UVLO falling threshold via the PMBus. Channel 0's VIN_OFF has a higher priority than channel 1's VIN_OFF. If V_{IN} is below channel 0's VIN_OFF, both channel 0 and channel 1 turn off.

Bits	Access	Bit Name	Default	Description
15:9	R/W	RESERVED	7'b0000000	Reserved.
8:0	R/W	VIN_OFF	9'b000100010	Sets the V _{IN} UVLO falling threshold. 108mV/LSB.

If the VIN_OFF value is below the value set by register 1Bh, the V_{IN} UVLO falling threshold is 2.9V. If the VIN_OFF value exceeds the value set by register 1Bh, the V_{IN} UVLO falling threshold is set by VIN_OFF.

VIN_OV_FAULT_LIMIT (55h)

Format: Direct

The VIN_OV_FAULT_LIMIT command sets the V_{IN} OVP rising threshold.

	Bits	Access	Bit Name	Default	Description
	15:9	R/W	RESERVED	7'b0000000	Reserved.
Ī	8:0	R/W	VIN_OV_FAULT_LIMIT	9'b111010110	Sets the V _{IN} OVP rising threshold. 108mV/LSB.

TON_DELAY (60h)

Format: Direct

The TON_DELAY command sets the delay time from when EN turns on to when V_{OUT} starts rising. TON_DELAY is valid when the EN pin is on and the PMBus commands the device on.

Bits	Access	Bit Name	Default	Description
15:7	R/W	RESERVED	9'b000000000	Reserved.
6:0	R/W	TON_DELAY	7'b0000000	Sets the output EN delay time. 1ms/LSB.

TON RISE (61h)

Format: Direct

The TON_RISE command sets the period when V_{OUT} rises from 10% to 90% of its target voltage (i.e. the output rise time).

Bits	Access	Bit Name	Default	Description
15:5	R/W	RESERVED	11'b00000000000	Reserved.
4:0	R/W	TON_RISE	5'b00001	Sets the output rise time. 1ms/LSB.

TOFF_DELAY (64h)

Format: Direct

The TOFF_DELAY command sets the delay time from when EN turns off to when V_{OUT} starts falling. TOFF_DELAY is valid when the PMBus receives an off command. When the EN pin turns off, the output drops immediately.

Bits	Access	Bit Name	Default	Description
15:7	R/W	RESERVED	9'b000000000	Reserved.
6:0	R/W	TOFF_DELAY	7'b0000000	Sets the output disable delay. 1ms/LSB.



TOFF_FALL (65h)

Format: Direct

The TOFF_FALL command sets the period when V_{OUT} drops from 90% to 10% of its target voltage (i.e. the output fall time).

Bits	Access	Bit Name	Default	Description
15:5	R/W	RESERVED	11'b00000000000	Reserved.
4:0	R/W	TOFF_FALL	5'b00001	Sets the output fall time. 1ms/LSB.

STATUS_BYTE (78h)

Format: Unsigned binary

The STATUS_BYTE command indicates the MP8886's state. Once a fault is removed, the bit is cleared. To clear the latched fault bits, issue a CLEAR_FAULTS command.

Bits	Access	Bit Name	Behavior	Default	Description
7	R	BUSY	Live	1'b0	Indicates whether a fault has occurred when the device is busy and unable to respond.
6	R	OFF	Live	1'b0	This bit asserts if the device is not providing power to the output, regardless of the reason (even if the device is not enabled).
5	R	VOUT_OV_FAULT	Latch	1'b0	Indicates whether an output over-voltage (OV) fault has occurred.
4	R	IOUT_OC_FAULT	Latch	1'b0	Indicates whether an output over-current (OC) fault has occurred.
3	R	VIN_UV_FAULT	Latch	1'b0	Indicates whether an input under-voltage (UV) fault has occurred.
2	R	TEMPERATURE	Latch	1'b0	Indicates whether a temperature fault or warning has occurred.
1	R	CML	Latch	1'b0	Indicates whether a communications, memory, or logic fault has occurred.
0	R	RESERVED	N/A	1'b0	Reserved.

STATUS_WORD (79h)

Format: Unsigned binary

The STATUS_WORD indicates the MP8886's state. Once a fault is removed, the bit is cleared. To clear the latched fault bits, issue a CLEAR_FAULTS (03h) command.

Bits	Access	Bit Name	Behavior	Default	Description
15	R	VOUT	Latch	1'b0	Indicates whether a V _{OUT} fault or warning has occurred.
14	R	IOUT/POUT	Latch	1'b0	Indicates whether an I _{OUT} or output power (P _{OUT}) fault or warning has occurred.
13	R	INPUT	Latch	1'b0	Indicates whether a V_{IN} , input current (I_{IN}), or input power (P_{IN}) fault or warning has occurred.
12	R	RESERVED	N/A	1'b0	Reserved.
11	R	PG_STATUS	Live	1'b0	Returns the POWER_GOOD signal. If this bit is set to 0, an output is present.
10:8	R	RESERVED	N/A	3'b000	Reserved.
7	R	BUSY	Live	1'b0	Indicates whether a fault has been declared while the device was busy and unable to respond.



6	R	OFF	Live	1'b0	This bit asserts if the device is not providing power to the output, regardless of the reason (even if the device is not enabled).
5	R	VOUT_OV_FAULT	Latch	1'b0	Indicates whether an output over-voltage (OV) fault has occurred.
4	R	IOUT_OC_FAULT	Latch	1'b0	Indicates whether an output over-current (OC) fault has occurred.
3	R	VIN_UV_FAULT	Latch	1'b0	Indicates whether an input under-voltage (UV) fault has occurred.
2	R	TEMPERATURE	Latch	1'b0	Indicates whether a temperature fault or warning has occurred.
1	R	CML	Latch	1'b0	Indicates whether a communications, memory, or logic fault has occurred.
0	R	RESERVED	N/A	1'b0	Reserved.

STATUS_VOUT (7Ah)

Format: Unsigned binary

The STATUS_VOUT command indicates the device's V_{OUT} status. To clear the bits in this register, issue a CLEAR_FAULTS (03h) command.

Bits	Access	Bit Name	Behavior	Default	Description
7	R	VOUT_OV_FAULT	Live	1'b0	Indicates whether an output over-voltage (OV) fault has occurred.
6:5	R	RESERVED	Live	2'b00	Reserved.
4	R	VOUT_UV_FAULT	Latch	1'b0	Indicates whether an output under-voltage (UV) fault has occurred.
3:0	R	RESERVED	Latch	4'b0000	Reserved.

STATUS_INPUT (7Ch)

Format: Unsigned binary

The STATUS_INPUT command indicates the device's V_{IN} status. To clear the bits in this register, issue a CLEAR_FAULTS (03h) command.

Bits	Access	Bit Name	Behavior	Default	Description
7	R	VOUT_OV_FAULT	Live	1'b0	Indicates whether an input over-voltage (OV) fault has occurred.
6:5	R	RESERVED	Live	2'b00	Reserved.
4	R	VOUT_UV_FAULT	Latch	1'b0	Indicates whether an input under-voltage (UV) fault has occurred.
3:0	R	RESERVED	Latch	4'b0000	Reserved.

STATUS_CML (7Eh)

Format: Unsigned binary

The STATUS_CML command indicates the device's PMBus command status. To clear the bits in this register, issue a CLEAR_FAULTS (03h) command.

Bits	Access	Bit Name	Behavior	Default	Description
7	R	INVALID_ COMMAND	Latch	1'b0	Indicates whether an invalid command has been received by the PMBus.





6	R	INVALID_DATA	Latch	1'b0	Indicates whether an invalid data has been received by the PMBus.
5	R	PEC_FAIL	Latch	1'b0	Indicates whether a PMBus package error check (PEC) has failed.
4	R	MEMORY_FAULT	Latch	1'b0	Indicates whether a memory fault has been detected (e.g. the memory's CRC does not match the initial CRC value).
3:2	R	RESERVED	N/A	2'b00	Reserved.
1	R	COMMUNICATION_ FAULT	Latch	1'b0	Indicates whether a communication fault (other than the faults listed in this table) has occurred.
0	R	RESERVED	N/A	1'b0	Reserved.

READ_VIN (88h)

Format: Direct

The READ_VIN command returns the measured V_{IN}.

Bits	Access	Bit Name	Default	Description
15:9	R	RESERVED	7'b0000000	Reserved.
8:0	R	READ_VIN	9'b000000000	Returns the measured V _{IN} . 108mV/LSB.

V_{IN} can be calculated with Equation (5):

$$V_{IN}(V) = 0.108 \times (X)$$
 (5)

Where X is the 9-bit, unsigned binary integer of READ_VIN, bits[8:0] (108mV per LSB).

It is recommended to read this result more than five times, and then take the average value to improve accuracy.

READ_IIN (89h)

Format: Direct

The READ IIN command returns the measured I_{IN}.

Bits	Access	Bit Name	Default	Description
15:9	R	RESERVED	7'b0000000	Reserved.
8:0	R	READ_IIN	9'b000000000	Returns the measured I _{IN} . 15mA/LSB.

I_{IN} can be calculated with Equation (6):

$$I_{IN}(A) = 0.015 x(X)$$
 (6)

Where X is the 9-bit, unsigned binary integer of READ_IIN, bits[8:0] (15mA per LSB).

It is recommended to read this result more than five times, and then take the average value to improve accuracy.

READ_VOUT (8Bh)

Format: Direct

The READ_VOUT command returns the V_{FB}.

Bits	Access	Bit Name	Default	Description
15:9	R	RESERVED	7'b0000000	Reserved.
8:0	R	READ_VOUT	9'b000000000	Returns the measured V _{FB} . 3mV/LSB.



V_{OUT} is determined by V_{FB} and the feedback divider ratio. V_{OUT} can be estimated with Equation (7):

$$V_{OUT}(V) = 0.003 \text{ x (X / Feedback Divider Ratio)}$$
 (7)

Where X is the 9-bit, unsigned binary integer of READ_VOUT, bits[8:0] (3mV per LSB).

There is an external feedback divider ratio (see Figure 15 on page 51). The internal feedback divider ratio is selected via MFR_VOUT_CTRL, while the external divider ratio can be calculated with Equation (2) on page 30.

It is recommended to read this result more than five times, and then take the average value to improve accuracy.

READ_IOUT (8Ch)

Format: Direct

The READ IOUT command returns the measured I_{OUT}.

Bits	Access	Bit Name	Default	Description
15:9	R	RESERVED	7'b0000000	Reserved.
8:0	R	READ_IOUT	9'b000000000	Returns the measured Iout. 15mA/LSB.

I_{IN} can be calculated with Equation (8):

$$I_{IN}(A) = 0.015 x(X)$$
 (8)

Where X is the 9-bit, unsigned binary integer of READ_IOUT, bits[8:0] (15mA per LSB).

It is recommended to read this result more than five times, and then take the average value to improve accuracy.

READ_TEMPERATURE (8Dh)

Format: Direct

The READ_TEMPERATURE command returns the measured IC junction temperature (T_J). This value is also used for over-temperature (OT) warning and fault detection.

Bits	Access	Bit Name	Default	Description
15:10	R	RESERVED	6'b000000	Reserved.
9:0	R	READ_TEMPERATURE	10'b0000000000	Returns the measured T _J . 1°C /LSB.

MFR ADDRESS (D0h)

Format: Unsigned binary

The MFR_ADDRESS command sets the 4 higher bits of the 7-bit PMBus address.

Bits	Access	Bit Name	Default	Description
7:4	R/W	RESERVED	4'b0000	Reserved.
3:0	R/W	MFR_ADDRESS	4'b0000	Sets the 4 higher bits of the 7-bit PMBus address. The 3 lower bits are set by the ADDR pin (see Table 2 on page 24).



MFR_DITHER_CTRL (D1h)

Format: Unsigned binary

The MFR_DITHER_CTRL command controls the frequency dithering function. Frequency dithering reduces peak emissions at a specific frequency.

Bits	Access	Bit Name	Default	Desci	ription				
		DITHER		Enabl	es frequency	dithering.			
7	R/W	ENABLE/ DISABLE	1'b0	0: Dis 1: Ena					
				Sets t	he dither cyc	le.			
					Bits	Dither Cycle		Bits	Dither Cycle
			4b'0000		0000	2kHz		1000	18kHz
					0001	4kHz		1001	20kHz
6:3	6:3 R/W	DITHER_CYCLE			0010	6kHz		1010	22kHz
					0011	8kHz		1011	24kHz
					0100	10kHz		1100	26kHz
					0101	12kHz		1101	28kHz
					0110	14kHz		1110	30kHz
					0111	16kHz		1111	32kHz
				Sets the dither range.					
				Bits	Dithe	er Range	Bits	Ditl	ner Range
2:0	R/W	DITHER_RANGE	3b'000	000	fsw + 2kHz	z to f _{SW} + 9kHz	100	fsw + 18kH	Hz to fsw + 81kHz
		_		001	001 f _{SW} + 6kHz to f _{SW} + 27kHz		101	fsw + 22kHz to fsw + 99kHz	
				010	fsw + 10kHz	z to fsw + 45kHz	110	fsw + 26kH	z to fsw + 117kHz
				011	fsw + 14kHz	z to fsw + 63kHz	111	fsw + 30kH	z to f _{SW} + 135kHz

MFR_VOUT_CTRL (D2h)

Format: Unsigned binary

The MFR_VOUT_CTRL command sets the V_{OUT} feedback behavior. MFR_VOUT_CTRL selects feedback divider mode, the feedback divider ratio, and the VCC bias supply function.

Bits	Access	Bit Name	Default	Description	on				
7:5	R/W	RESERVED	3'b000	Reserved.					
				Selects the	e feedback	divider mode.			
4	R/W	VOUT_SET_ MODE	1'b1	0: External feedback divider mode. When using an external feedback divider, bits[2:0] of this command should be set to 100 1: Internal feedback divider mode					
3	3 R/W VOBIAS EN 1'b		1'b1	if V _{OUT} exc	Enables the V_{OUT} bias. If enabled, VCC can be supplied via the VOUT pin if V_{OUT} exceeds 4.8V. Channel 0's VOBIAS_EN bit controls the V_{OUT} bias function. Channel 1 does not have this control bit.				
	3 10,00			0: Disabled 1: Enabled					
				These bits set the feedback divider ratio. Before configuring these bits, disable the DC/DC converter using register 01h.					
					Bits	Divider Ratio	V _{OUT} Range		
2:0	R/W	FEEDBACK_	3'b010		000	1:1	0.6V to 1.5345V		
		DIVIDER_RATIO			001	1:2	0.6V to 3.069V		
					010	1:4	0.6V to 6.138V		
					011	1:8	1.2V to 12.276V		
					100	1:16	2.4V to 24.552V		



MFR_VOUT_TRANSITION_RATE (D3h)

Format: Unsigned binary

The MFR_VOUT_TRANSITION_RATE command sets the V_{OUT} transition rate while adjusting V_{OUT} via the PMBus.

Bits	Access	Bit Name	Default	Description				
7:3	R/W	RESERVED	5'b00000	Reserved.				
		OUTPUT_VOLTAGE_ TRANSITION_RATE	3'b100			. This selection only wor d falling transition rates a		
					Bits	Vout Slew Rate]	
2:0	R/W				000	0.1V/ms	1	
					001	0.25V/ms		
					010	0.5V/ms		
					011	1V/ms		
					100	2V/ms		

When using the internal feedback divider, the V_{OUT} transition rate is the set by MFR_VOUT_CTRL, bits[2:0], regardless of the feedback ratio. When using an external feedback divider, MFR_VOUT_CTRL, bits[2:0] is set to 100, and the V_{OUT} transition rate ($V_{OUT_TRANSITION_RATE}$) can be estimated with Equation (9):

$$V_{OUT\ TRANSITION\ RATE}(V) = X / 16 / (Feedback\ Divider\ Ratio)$$
 (9)

Where X is the set value in bits[2:0].

The external divider ratio can be calculated with Equation (2) on page 30.

MFR_FREQUENCY_SWITCH (D4h)

Format: Unsigned binary

The MFR_FREQUENCY_SWITCH command sets channel 0 and channel 1's fsw.

Bits	Access	Bit Name	Default	Descri	Description			
7:3	R/W	RESERVED	5'b00000	Reserved.				
				Sets fs	N.			
			3'b011		Bits	fsw	Bits	fsw
2:0	R/W	SWITCHING_			000	150kHz	100	800kHz
		FREQUENCY_SET			001	200kHz	101	1000kHz
					010	400kHz	110	1500kHz
					011	600kHz	111	2200kHz

MFR_PHASE_CTRL (D5h)

Format: Unsigned binary

The MFR_PHASE_CTRL command sets the SYNC pin's behavior.

Bits	Access	Bit Name	Default	Description
7:5	R/W	RESERVED	3'b000	Reserved.
4	R/W	SYNC_IN_PHASE_ SHIFT	1'b0	Sets the phase shift between the external SYNC in signal and the internal oscillator. 0: 0° 1: 180°
3:1	R/W	RESERVED	3'b000	Reserved.



0	R/W	SYNC IN/OUT	1'b0	Determines whether the SYNC pin operates as a SYNC in or SYNC out.
	FX/VV	31110_111/001	1 00	0: SYNC out 1: SYNC in

MFR_COMP1_CTRL (D6h)

Format: Unsigned binary

The MFR_COMP1_CTRL command sets the compensation network parameters. See Figure 14 on page 40 for more details regarding the compensation network.

Bits	Access	Bit Name	Default	Description	Description				
7	R/W	RESERVED	1'b0	Reserved.	Reserved.				
					configurable 0pF/LSB, 20		t adjust	s the co	ompensation
	6:4 R/W CTH		В	Bits	Value	Bits	Val	ue	
6:4		3'b100	0	000	20pF	100	60	pF	
				0	001	30pF	101	70	pF
				0)10	40pF	110	80	pF
				0)11	50pF	111	90	ρF
3:2	R/W	RESERVED	2'b00	Reserved.					
1:0	R/W	W CTHP	2'b00	Sets the configurable CTHP that adjusts the high-frequency compensation capacitor.					
				Bits	00	0	1	10	11
				Value	0.1pF	0.3	BpF	0.6pF	0.9pF

MFR_COMP2_CTRL (D7h)

Format: Unsigned binary

The MFR_COMP2_CTRL command sets the compensation network parameters. See Figure 14 on page 40 for more details regarding the compensation network.

Bits	Access	Bit Name	Default	Des	scription					
				Set	Sets the configurable error amplifier (EA) gain.					
				Ιг	Bits	Value	Bits	Value		
					0000	25.0µA/V	1000	5.0µA/V		
	7:4 R/W GM				0001	16.7µA/V	1001	4.5µA/V		
7:4		GM	4'b0010		0010	12.5μA/V	1010	4.2µA/V		
					0011	10.0μA/V	1011	3.8µA/V		
					0100	8.3µA/V	1100	3.6µA/V		
					0101	7.1µA/V	1101	3.3µA/V		
					0110	6.3µA/V	1110	3.1µA/V		
					0111	5.6µA/V	1111	2.9µA/V		
				Sets the configurable RTH that adjusts the compensation resistor. $80k\Omega/LSB$, $200k\Omega$ offset.						
					Bits	Value	Bits	Value		
					0000	200kΩ	1000	840kΩ		
2.0	DAM	DTU	4'54040		0001	280kΩ	1001	920kΩ		
3:0	R/W	RTH	4'b1010		0010	360kΩ	1010	1000kΩ		
					0011	440kΩ	1011	1080kΩ		
					0100	520kΩ	1100	1160kΩ		
					0101	600kΩ	1101	1240kΩ		
					0110	680kΩ	1110	1320kΩ		
					0111	760kΩ	1111	1400kΩ		



MFR_SLOPE_CTRL (D8h)

Format: Unsigned binary

The MFR_COMP_CTRL command sets the slope compensation.

Bits	Access	Bit Name	Default	Description	Description				
7:4	R/W	RESERVED	4'b0000	Reserved.	Reserved.				
				Sets the co	onfigurable slop compe	ensation ra	te.		
			Bits	Value	Bits	Value			
			0000	1.83 x f _{SW} x 1e-6	1000	1.83 x f _{SW} x 1e-6			
			0001	1.65 x fsw x 1e-6	1001	2 x fsw x 1e-6			
3:0	R/W	SLOP_COMP	4'b0000	0010	1.5 x fsw x 1e-6	1010	2.3 x f _{SW} x 1e-6		
				0011	1.375 x fsw x 1e-6	1011	2.75 x f _{SW} x 1e-6		
				0100	1.27 x f _{SW} x 1e-6	1100	3.3 x f _{SW} x 1e-6		
				0101	1.2 x fsw x 1e-6	1101	4.125 x f _{SW} x 1e-6		
				0110	1.1 x fsw x 1e-6	1110	5.5 x f _{SW} x 1e-6		
				0111	f _{SW} x 1e-6	1111	8.25 x f _{SW} x 1e-6		

Figure 14 shows the compensation network.




Figure 14: Compensation Network

FR_HYS_CTRL (D9h)

Format: Unsigned binary

The MFR_HYS_CTRL command sets the hysteresis values.

Bits	Access	Bit Name	Default	Description
7:5	R/W	RESERVED	3'b000	Reserved.
4	R/W	OVER_ TEMPERATURE_ HYSTERESIS	1'b0	Sets the thermal shutdown hysteresis. 0: 25°C 1: 50°C
3	R/W	VIN_OVER_ VOLTAGE_ HYSTERESIS	1'b0	Sets the V _{IN} over-voltage protection (OVP) hysteresis. 0: 1.2V 1: 2.2V
2	R/W	RESERVED	1'b0	Reserved.
1	R/W	VOUT_OV_ HYSTERESIS	1'b0	Sets the Vout OVP hysteresis. 0: 5% of Vout 1: 10% of Vout
0	R/W	VOUT_UV_ HYSTERESIS	1'b0	Sets the V _{OUT} under-voltage protection (UVP) hysteresis. 0: 5% of V _{OUT} 1: 10% of V _{OUT}



MFR_PWM_CTRL (DAh)

Format: Unsigned binary

The MFR_PWM_CTRL command sets the switching rising and falling slew rates.

Bits	Access	Bit Name	Default	Description				
7:6	R/W	RESERVED	2'b00	Reserved.				
	SWITCHING_ 5:4 R/W RISING	011.0.4	Sets the switching rising slew rate.					
5:4	R/VV		2'b01	Bits 00 01 10 11				
	SLEW_RATE		Slew Rate 2V/ns 4V/ns 6V/ns 8V/ns					
3:2	R/W	RESERVED	2'b00	Reserved.				
	1:0 R/W SWITCHING_ FALLING_ SLEW_RATE		211.24	Sets the switching falling slew rate.				
1:0		2'b01	Bits 00 01 10 11					
			Slew Rate 2V/ns 4V/ns 6V/ns 8V/ns					

MFR_GPIO_CTRL (DBh)

Format: Unsigned binary

The MFR_GPIO_CTRL command determines the GPIO pin behavior when set as a digital output. The GPIO pin is pulled down to indicate faults that are enabled via MFR_GPIO_CTRL. On Page 0, MFR_GPIO_CTRL sets the GPIO0B behavior for channel 0. On Page 1, MFR_GPIO_CTRL sets the GPIO1B behavior for channel 1.

Bits	Access	Bit Name	Default	Description
7:5	R/W	RESERVED	3'b000	Reserved.
		VIN_OVER_		Enables GPIO V _{IN} over-voltage (OV) fault indication.
4	R/W	VOLTAGE_ INDICATE	1'b0	0: Disabled 1: Enabled
		OVER_		Enables GPIO over-temperature (OT) fault indication.
3	3 R/W TEMPERATURE_ INDICATE	1'b0	0: Disabled 1: Enabled	
		VOUT_UNDER_		Enables GPIO V _{OUT} under-voltage (UV) fault indication.
2	R/W	VOLTAGE_ INDICATE	1'b0	0: Disabled 1: Enabled
		VOUT_OVER_		Enables GPIO V _{OUT} OV fault indication.
1	R/W	VOLTAGE_ INDICATE	1'b0	0: Disabled 1: Enabled
	0 R/W	OVER_CURRENT_		Enables GPIO V _{OUT} over-current (OC) fault indication.
0		INDICATE	1'b0	0: Disabled 1: Enabled

MFR_GPIO_MODE (DCh)

Format: Unsigned binary

The MFR_GPIO_CTRL command sets the GPIO mode. On Page 0, MFR_GPIO_CTRL sets GPIO0B's mode. On Page 1, MFR_GPIO_CTRL sets GPIO1B's mode.

Bits	Access	Bit Name	Default	Description
7:1	R/W	RESERVED	7'b0000000	Reserved.





0	R/W	GPIO MODE		Sets the GPIO mode. See the General I/O Ports (GPIO) section on page 20 for more details.
U	17,77	GI IO_IVIODE	1 50	0: Analog input 1: Digital output

MFR_PRODUCT_ID (DDh)

Format: Unsigned binary

The MFR_PRODUCT_ID command indicates the product suffix number. This command is for manufacturer use only.

	Bits	Access	Bit Name	Default	Description
	7:4	R	RESERVED	4'b0000	Reserved.
Ī	3:0	R/W	ID	4'b0000	Manufacturer use only.

MFR_PRODUCT_VERSION (DEh)

Format: Unsigned binary

The MFR_PRODUCT_VERSION command indicates the configuration revision number. This command is for manufacturer use only.

Bits	Access	Bit Name	Default	Description
7:4	R	RESERVED	4'b0000	Reserved.
3:0	R/W	PRODUCT_ VERSION	4'b0000	Manufacturer use only.

MFR_OC_FAULT_LIMIT (E0h)

Format: Unsigned binary

The MFR_OC_FAULT_LIMIT command sets current limits.

Bits	Access	Bit Name	Default	nult Description					
7	R/W	RESERVED	1'b0	Reserved.					
				Sets the	peak І _{шміт.}				
		DEAL CURRENT			Bits	Value	Bits	Value	
6:4	R/W	R/W PEAK_CURRENT_ 3'b101 000 1A	100	5A					
	LIMIT	LIMIT			001	2A	101	6A	
			010	3A	110	7A			
					011	4A	111	8A	
3	R/W	RESERVED	1'b0	Reserved	d.				
				Sets the	valley I _{LIMI}	г.			
					Bits	Value	Bits	Value	
2:0	R/W	VALLEY_CURRENT_	3'b011		000	2A	100	6A	
		LIMIT			001	3A	101	7A	
					010	4A	110	8A	
					011	5A	111	9A	



MFR_OC_RESPONSE (E1h)

Format: Unsigned binary

The MFR_OC_RESPONSE command sets the basic functions for when an over-current (OC) fault occurs.

Bits	Access	Bit Name	Default	Description				
				Sets the output O	C fault resp	onse.		
7:6	R/W	OC_RESPONSE_ MODE	2'b10	00: Current limit maintaining the MFR_OC_FAULT 01: Deglitch off. T MFR_OC_FAULT this command. If delay time, the de 10: The device sh bit[5] of this comm	outputLIMIT he device cLIMIT for the fault convice responduts down in	current at ontinues to rethe delay time delay time delay time delay time delay according	the naintain to the accord present to bit[5]	the current set by ling to bits[2:0] of at the end of the of this command
		RETRY_SETTING	1'b1	These bits set the	output OC	fault respon	se behav	ior.
5	R/W			0: Latch-off. The the device is enable 1: Hiccup. The dinterval is determined.	oled again evice attem	pts to resta	rt continu	uously. The retry
				Sets the retry inte	rval.			
4:3	R/W	RETRY_INTERVAL	2'b11	Bits	00	01	10	11
				Retry Interval	20ms	50ms	100m	s 150ms
				Sets the delay tim	ne after an C	OC fault has	occurred	
		DELAY_TIME		Bits	Value	В	its	Value
2:0	R/W		3'b100	000	10µs		00	50µs
				001	20µs		01	60µs
				010	30µs		10	70µs
				011	40µs	1	11	80µs

MFR_VIN_OV_FAULT_RESPONSE (E2h)

Format: Unsigned binary

The MFR_VIN_OV_FAULT_RESPONSE command sets the basic functions for when an input overvoltage (OV) fault occurs.

Bits	Access	Bit Name	Default	Description
				Sets the V _{IN} OV fault response.
7:6	R/W	VIN_OV_FAULT_ RESPONSE_MODE	2'b10	00: Ignore. The device takes no action and continues to operate without interruption 01: Not supported 10: The device shuts down immediately and responds according to bit[5] of this command
5	R/W	RETRY_SETTING	Sets the V _{OUT} behavior after the V _{IN} OV fault is removed. 1'b1 0: The device does not attempt to restart 1: The device attempts to restart continuously. The retry interval determined by bits[4:3] of this command	
4:3	R/W	RETRY_INTERVAL	2'b00	Sets the retry interval. Bits 00 01 10 11
				Retry Interval20ms50ms100ms150ms
2:0	R/W	RESERVED	3'b000	Reserved.



MFR_VOUT_OV_FAULT_LIMIT (E3h)

Format: Unsigned binary

The MFR_VOUT_OV_FAULT_LIMIT command sets the V_{OUT} over-voltage protection (OVP) threshold.

Bits	Access	Bit Name	Default Description	
7:1	R/W	RESERVED	7'b0000000	Reserved.
0	R/W	VOUT_OV_FAULT_ LIMIT	1'b0	Sets the V _{OUT} OVP threshold. 0: 15% of V _{OUT} 1: 20% of V _{OUT}

MFR_VOUT_OV_FAULT_RESPONSE (E4h)

Format: Unsigned binary

The MFR_VOUT_OV_FAULT_RESPONSE command sets the basic functions for when an output overvoltage (OV) fault occurs.

Bits	Access	Bit Name	Default	Description					
				Sets the Vout OV fault response.					
7:6	R/W	VOUT_OV_FAULT_ RESPONSE_MODE	Withdom O1: Control of the control o		00: Ignore. The device takes no action and continues to operate without interruption 01: Deglitch off. The device continues to operate for the delay time specified in bits[2:0] of this command. If the fault condition is still present at the end of the delay time, the device responds according to bit[5] of this command 10: The device shuts down immediately and responds according to bit[5] of this command 11: Discharge mode. The LS-FET turns on to discharge the output until the current reaches the negative current limit				
5	R/W	RETRY_SETTING	1'b0	Sets the V _{OUT} OV fault response behavior. 0: Latch-off. The device does not retry until the power is cycled or					
				Sets the retry inte	rval.				
4:3	R/W	RETRY_INTERVAL	2'b00	Bits	00	01	10	11	
				Retry Interval	20ms	50ms	100m	s 150ms	
				Sets the delay tim	ne after an C	OV fault has o	ccurred.		
	R/W	DELAY_TIME	3'b000	Bits	Value	Bi	ts	Value	
2:0				000	10µs	10	00	50µs	
				001	20µs	10		60µs	
				010	30µs		10	70µs	
				011	40µs	11	11	80µs	

MFR_VOUT_UV_FAULT_LIMIT (E5h)

Format: Unsigned binary

The MFR_VOUT_UV_FAULT_LIMIT command sets the V_{OUT} UVP threshold.

Bits	Access	Bit Name	Default	Description
7:1	R/W	RESERVED	7'b0000000	Reserved.
0	R/W	VOUT_UV_ FAULT_LIMIT	1'b1	This bit sets the Vout UVP threshold. 0: -15% of Vout 1: -10% of Vout



MFR_VOUT_UV_FAULT_RESPONSE (E6h)

Format: Unsigned binary

The MFR_VOUT_OV_FAULT_RESPONSE command sets the basic functions for when an output undervoltage (UV) fault occurs.

Bits	Access	Bit Name	Default	Description				
7:6	R/W	VOUT_UV_FAULT_ RESPONSE_MODE	Sets the V _{OUT} UV fault response. 00: Ignore. The device takes no as without interruption 01: Deglitch off. The device contitime specified in bits[2:0] of this costill present at the end of the delaccording to bit[5] of this command 10: The device shuts down immed to bit[5] of this command		s no action a e continues t this comman he delay tim mmand	o operate d. If the fau e, the dev	for the delay ilt condition is ice responds	
5	R/W	RETRY_SETTING	1	Sets the V _{OUT} UV fault response behavior. 0: Latch-off. The device does not retry until the power is cycled or the device is enabled again 1: Hiccup. The device attempts to restart continuously. The retry interval is determined by bits[4:3] of this command				
				Sets the retry in	iterval.			
4:3	R/W	RETRY_INTERVAL	11	Bits	00	01	10	11
				Retry Interval	20ms	50ms	100ms	150ms
				Sets the delay t	ime after a l	JV fault has o	occurred.	
				Bits	Value	Bits		Value
2:0	R/W	W DELAY_TIME	100	000	10µs	100		50µs
				001	20µs	101		60µs
				010	30µs	110		70µs
				011	40µs	111		80µs

MFR_OT_FAULT_LIMIT (E7h)

Format: Unsigned binary

The MFR OT FAULT LIMIT command sets the thermal shutdown threshold.

Bits	Access	Bit Name	Default	Description
7:0	R/W	MFR_OT_FAULT_ LIMIT	8'b10010110	Sets the thermal shutdown threshold. 1°C/LSB.

MFR RAIL ADDRESS (E8h)

Format: Unsigned binary

The MFR_RAIL_ADDRESS command determines the rail address. When the rail address is enabled (bit[7] = 1), the second I²C slave address, which is set by bits[6:0], is active. Both the original I²C address and this rail address can be used to communicate with the MP8886.

Bits	Access	Bit Name	Default	Description
7	R/W	ENABLE	1'b0	Enables the rail address. 0: Disabled 1: Enabled
6:0	R/W	ADDRESS	7'b0000000	Sets the 7-bit PMBus address.



MFR_LIGHT_CTRL (E9h)

Format: Unsigned binary

The MFR_LIGHT_CTRL command sets the PWM operation mode and the AAM mode threshold to decrease fsw or skip the switching pulse.

Bits	Access	Bit Name	Default	Description				
7	R/W	PWM_MODE	1'b0	Selects the PWM operation mode (AAM mode or FCCM). 0: AAM mode 1: FCCM				
				Sets the AAM	mode threshold,	where fsw starts	s to decrease.	
				Bits	Value	Bits	Value	
				0000	350mA	1000	750mA	
		AAM_THRESHOLD_ FOR_EXTENDING_ FREQUENCY		0001	400mA	1001	800mA	
6:3	R/W		4'b0001	0010	450mA	1010	850mA	
				0011	500mA	1011	900mA	
				0100	550mA	1100	950mA	
				0101	600mA	1101	1000mA	
				0110	650mA	1110	1050mA	
				0111	700mA	1111	1100mA	
				Sets the AAN skipped.	I mode threshold,	where the sw	itching pulse can be	
0.0	DAV	AAM_THRESHOLD_	011-004	Bits	Value	Bits	Value	
2:0	R/W	FOR_BLANKING_ CLOCK	3'b001	000	200mA	100	600mA	
		CLOCK		001	300mA	101	700mA	
				010	400mA	110	800mA	
				011	500mA	111	900mA	

MFR_PWR_STAGE_SET (EAh)

Format: Unsigned binary

The MFR_PWR_STAGE_SET command determines whether the MP8886's operation mode is set by the GPIO1B pin or the MTP.

Bits	Access	Bit Name	Default	Description				
7:4	R/W	RESERVED	3'b000	Reserved.				
3	R/W	POWER_STAGE_ CONTROL	1'b0	Determines whether the operation mode is set by the GPIO1B pin or the MTP (register EAh, bits[2:0]). See the Operation Mode Selection section on page 23 for more details. 0: The GPIO1B pin sets the operation mode 1: The MTP sets the operation mode according to bits[2:0] of this command				
				Sets the power	stage mode	or up to 4-phase operation.		
		POWER_STAGE_ MODE		Application	Bits	Operation Mode		
								000
2:0	R/W		3'b000	Single IC	001	Dual-phase, single-output operation		
					111	Dual-output operation		
				Multiple ICe	010	Master of multiple ICs		
				Multiple ICs	011	Slave of multiple ICs		
				-	101	Reserved		



DEFAULT MTP CONFIGURATIONS

Table 4 shows the default MTP configurations for the MP8886GUT-0000.

Table 4: MP8886GUT-0000 Default MTP Configurations

Items	Channel 0	Channel 1		
VOUT_SET_MODE	Internal feedback divider mode	Internal feedback divider mode		
MFR_VOUT_CTRL	1:4, 0.6V to 6.138V	1:4, 0.6V to 6.138V		
OUTPUT_VOLTAGE	3.3V	3.3V		
OUTPUT_INITIAL_STATE	On	On		
PWM_MODE	AAM mode	AAM mode		
TON_RISE	1ms	1ms		
TOFF_FALL	1ms	1ms		
PEAK_CURRENT_LIMIT	6A	6A		
VALLEY_CURRENT_LIMIT	5A	5A		
OCP_RESPONSE_MODE	Hiccup mode	Hiccup mode		
SWITCHING_FREQUENCY_SET	600kHz			
OPERATION_MODE_SET	GPIO1B set			
PMBUS_ADDRESS	$0x00$ with $R_{ADDR} = 0\Omega$			
MTP_CONFIGURE_CODE	0x0	000		



Table 5 shows the default register values for the MP8886GUT-0000.

Table 5: MP8886GUT-0000 Default Register Values

Suffix Code	Page	Register	Hex Value	Suffix Code	Page	Register	Hex Value
0000	0	01	80	0000	0	E7	96
0000	0	21	226	0000	0	E8	0
0000	0	24	3FF	0000	0	E9	9
0000	0	25	252	0000	0	EA	0
0000	0	26	1FA	0000	1	01	80
0000	0	35	24	0000	1	21	226
0000	0	36	22	0000	1	24	3FF
0000	0	55	1D6	0000	1	25	252
0000	0	60	0	0000	1	26	1FA
0000	0	61	1	0000	1	35	24
0000	0	64	0	0000	1	36	22
0000	0	65	1	0000	1	55	1D6
0000	0	D0	0	0000	1	60	0
0000	0	D1	0	0000	1	61	1
0000	0	D2	1A	0000	1	64	0
0000	0	D3	4	0000	1	65	1
0000	0	D4	3	0000	1	D2	1A
0000	0	D5	0	0000	1	D3	4
0000	0	D6	40	0000	1	D6	40
0000	0	D7	2A	0000	1	D7	2A
0000	0	D8	0	0000	1	D8	0
0000	0	D9	0	0000	1	D9	0
0000	0	DA	11	0000	1	DA	11
0000	0	DB	0	0000	1	DB	0
0000	0	DC	0	0000	1	DC	0
0000	0	DD	0	0000	1	E0	53
0000	0	DE	0	0000	1	E1	ВС
0000	0	E0	53	0000	1	E2	A0
0000	0	E1	BC	0000	1	E3	0
0000	0	E2	A0	0000	1	E4	C0
0000	0	E3	0	0000	1	E5	1
0000	0	E4	C0	0000	1	E6	ВС
0000	0	E5	1	0000	1	E9	9
0000	0	E6	BC	-	-	-	-



Table 6 shows the default MTP configurations for the MP8886GUT-0002.

Table 6: MP8886GUT-0002 Default MTP Configurations

Items	Channel 0	Channel 1		
VOUT_SET_MODE	External feedback divider mode	External feedback divider mode		
MFR_VOUT_CTRL	1:16, 0.6V to 24.552V	1:16, 0.6V to 24.552V		
REFRENCE_VOLTAGE	0.6V	0.6V		
OUTPUT_INITIAL_STATE	On	On		
PWM_MODE	AAM mode	AAM mode		
TON_RISE	1ms	1ms		
TOFF_FALL	1ms	1ms		
PEAK_CURRENT_LIMIT	6A	6A		
VALLEY_CURRENT_LIMIT	5A	5A		
OCP_RESPONSE_MODE	Hiccup mode	Hiccup mode		
SWITCHING_FREQUENCY_SET	600kHz			
OPERATION MODE SET	GPIO1B set			
PMBUS_ADDRESS	$0x00$ with $R_{ADDR} = 0\Omega$			
MTP_CONFIGURE_CODE	0x0	002		



Table 7 shows the default register values for the MP8886GUT-0002.

Table 7: MP8886GUT-0002 Default Register Values

Suffix Code	Page	Register	Hex Value	Suffix Code	Page	Register	Hex Value
0002	0	01	80	0002	0	E7	96
0002	0	21	190	0002	0	E8	0
0002	0	24	3FF	0002	0	E9	9
0002	0	25	252	0002	0	EA	0
0002	0	26	1FA	0002	1	01	80
0002	0	35	24	0002	1	21	190
0002	0	36	22	0002	1	24	3FF
0002	0	55	1D6	0002	1	25	252
0002	0	60	0	0002	1	26	1FA
0002	0	61	1	0002	1	35	24
0002	0	64	0	0002	1	36	22
0002	0	65	1	0002	1	55	1D6
0002	0	D0	0	0002	1	60	0
0002	0	D1	0	0002	1	61	1
0002	0	D2	С	0002	1	64	0
0002	0	D3	4	0002	1	65	1
0002	0	D4	3	0002	1	D2	С
0002	0	D5	0	0002	1	D3	4
0002	0	D6	40	0002	1	D6	40
0002	0	D7	2A	0002	1	D7	2A
0002	0	D8	0	0002	1	D8	0
0002	0	D9	0	0002	1	D9	0
0002	0	DA	11	0002	1	DA	11
0002	0	DB	0	0002	1	DB	0
0002	0	DC	0	0002	1	DC	0
0002	0	DD	2	0002	1	E0	53
0002	0	DE	0	0002	1	E1	BC
0002	0	E0	53	0002	1	E2	A0
0002	0	E1	BC	0002	1	E3	0
0002	0	E2	A0	0002	1	E4	C0
0002	0	E3	0	0002	1	E5	1
0002	0	E4	C0	0002	1	E6	ВС
0002	0	E5	1	0002	1	E9	9
0002	0	E6	BC	-	-	-	-



APPLICATION INFORMATION

Setting the Output Voltage

The MP8886 has two modes to set the output voltage: internal feedback divider mode and external feedback divider mode.

VOUT_COMMAND sets the feedback reference voltage with 1.5mV/LSB and a maximum value of 1.5345V. V_{OUT} is determined by the reference voltage and FB divider ratio. In internal feedback divider mode, the internal FB divider ratio is set by MFR_VOUT_CTRL (0xD2) (see Table 8)

Table 8: Internal Feedback Divider Mode

MFR_VOUT_CTRL, Bits[2:0]	Internal FB Divider Ratio (11)	Output Range
000	1:1, range 1	0.6V to 1.5345V
001	1:2, range 2	0.6V to 3.069V
010	1:4, range 3	0.6V to 6.138V
011	1:8, range 4	1.2V to 12.276V
100	1:16, range 5	2.4V to 24.552V

Note:

11) The internal divider ratio is defined as R2 / (R1 + R2).

In external feedback divider mode, the external resistor divider sets V_{OUT} . In addition, the internal FB divider ratio should be set to 1:16 when using the external divider. It is recommended to choose a resistor between $10k\Omega$ and $100k\Omega$ for R2. R1 can be calculated with Equation (10):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
 (10)

Figure 15 shows the external feedback circuit.




Figure 15: Feedback Network

Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply the AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. Place the input capacitor as close to the VIN pin as possible.

Since C_{IN} absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (11):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(11)

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, calculated with Equation (12):

$$I_{CIN} = \frac{I_{OUT}}{2} \tag{12}$$

For simplification, choose the input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor determines the input voltage ripple. Select an input capacitor that meets the input voltage ripple requirement in the system. The input voltage ripple can be estimated with Equation (13):

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(13)

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, calculated with Equation (14):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$
 (14)

Selecting the Output Capacitor

The output capacitor must maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated with Equation (15):



$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(15)

For ceramic capacitors, the capacitance dominates the impedance at f_{SW} and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be calculated with Equation (16):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (16)

When using capacitors with a higher ESR (e.g. and electrolytic capacitor), the ESR dominates the impedance at f_{SW} . The output voltage ripple can be determined by the ESR values. For simplification, the output ripple can be estimated with Equation (17):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (17)

Larger-value output capacitors reduce output voltage ripple and improve load transient response. However, the maximum output capacitance limit should be also considered in design application. If the output capacitor value is too large, the output voltage cannot reach the target value during soft start, and then it fails to regulate. The maximum output capacitor (C_{O_MAX}) can be calculated with Equation (18):

$$C_{O_{-MAX}} = (I_{LIM_{-AVG}} - I_{OUT}) \times t_{ss} / V_{OUT}$$
(18)

Where $I_{\text{LIM_AVG}}$ is the average start-up current during soft start, and t_{SS} is the soft-start time.

Selecting the Inductor

Optimized Performance with MPS Inductor MPL1050 Series

The inductor supplies constant current to the output load while being driven by the high-frequency SW node voltage.

A larger-value inductor results in less ripple current and lower output voltage ripple, but also has a larger physical size, higher series resistance, and lower saturation current.

A good rule to determine the inductance value is to allow the peak-to-peak ripple current in the inductor to be 30% to 60% of the maximum output load current. The inductance value can be estimated with Equation (19):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (19)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

Choose an inductor that does not saturate under the maximum inductor peak current. The peak inductor current can be calculated with Equation (20):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (20)

MPS inductors are optimized and tested for use with our complete line of integrated circuits.

Table 9 lists our power inductor recommendations. Select a part number based on your design requirements.

Table 9: Power Inductor Selection

Part Number	Inductor Value	Manufacturer
MPL-AY1050-4R7	4.7µH	MPS

Visit Monolithicpower.com under Products > Inductors for more information



PCB Layout Guidelines

An optimized PCB layout is critical for reliable operation. For the best results, refer to Figure 16 and follow the guidelines below:

- 1. Place the input MLCC capacitors as close to the VIN and PGND pins as possible.
- 2. Maximize the VIN and PGND copper plane to minimize parasitic impedance.
- 3. Route the high-current paths (PGND, IN, and OUT) using short and wide traces.
- 4. Place as many PGND vias as possible close to the PGND pin to reduce parasitic impedance and thermal resistance.
- 5. Place the VCC decoupling capacitor close to the VCC and AGND pins.
- 6. Connect the AGND and PGND pins at the VCC capacitor's ground point.
- 7. Place the BST capacitor as close to the BST and SW pins as possible.
- 8. Place the external feedback resistors close to the VFB pin.
- 9. Avoid routing sensitive traces close to the input plane and SW node.




Figure 16: Recommended PCB Layout (Placement and Top Layer)



TYPICAL APPLICATION CIRCUITS




Figure 17: Typical Application Circuit with Dual Outputs and an External Feedback Divider (MP8886-0002, V_{IN} = 12V, 24V, or 36V, V_{OUT0} = V_{OUT1} = 3.3V/3A)




Figure 18: Typical Application Circuit with 2 Phases, a Single Output, and an Internal Feedback Divider (MP8886-0000, V_{IN} = 12V, 24V, or 36V, V_{OUT} = 3.3V/6A)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 19: Typical Application Circuit with 1 Phase, 6A Output, and an Internal Feedback Divider (MP8886-0000, V_{IN} = 12V, 24V, or 36V, V_{OUT} = 3.3V/6A)



TYPICAL APPLICATION CIRCUITS (continued)






Figure 20: Typical Application Circuit with 2 Paralleled Devices, 4 Phases, 12A Output, and an External Output Voltage Divider (MP8886-0002, V_{IN} = 12V, 24V, or 36V, V_{OUT} = 3.3V/12A)




PACKAGE INFORMATION

TQFN-26 (5mmx5mm)






TOP VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

- 1) LAND PATTERNS OF PIN 5 AND PIN 6, AND PIN 13 AND PIN 14 HAVE THE SAME LENGTH AND WIDTH.
 2) LAND PATTERNS OF PIN 9 AND PIN 10 HAVE THE SAME
- 2) LAND PATTERNS OF PIN 9 AND PIN 10 HAVE THE SAME LENGTH AND WIDTH.
- 3) ALL DIMENSIONS ARE IN MILLIMETERS.
- 4) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 5) REFERENCEIS MO-220.
- 6) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP8886GUT-0000-Z	TOEN OC						
MP8886GUT-0002-Z	TQFN-26 (5mmx5mm)	5000	N/A	N/A	13in	12mm	8mm
MP8886GUT-xxxx-Z	(SITIITIXSITIITI)						



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	2/29/2024	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.