



5.5V, 2A, Synchronous Step-Down Power Module, AEC-Q100 Qualified

DESCRIPTION

10/3/2022

The MPM3807 is an easy-to-use, fully integrated, synchronous step-down power module with a built-in inductor and power MOSFETs. It can achieve up to 2A of continuous output current (I_{OUT}), with excellent load and line regulation.

The constant-on-time (COT) control scheme provides fast transient response and eases loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown. An open-drain power good (PG) signal indicates whether the output voltage (V_{OUT}) has exceeded 90% of its nominal voltage.

The MPM3807 is ideal for a wide range of applications, including high-performance digital signal processors (DSPs), advanced driver-assistance system (ADAS) sensors, portable and mobile devices, and other low-power systems with constrained area.

The MPM3807 requires a minimal number of readily available, standard external components, and is available in a small QFN-15 (3mmx4mmx1.6mm) package.

FEATURES

Designed for Automotive Applications:

- Wide 2.5V to 5.5V Operating V_{IN} Range
- Up to 2A Output Current IOUT
- 1% Feedback (FB) Accuracy
- -40°C to +150°C Operating T_J Range
- Available in AEC-Q100 Grade 1

Increased Battery Life:

- 21µA Sleep Mode I_Q
- AAM Mode for Increased Efficiency under Light-Load Conditions

High Performance for Improved Thermals:

 \circ 70mΩ and 40mΩ Integrated Internal Power MOSFETs

Optimized for EMC and EMI Reduction:

- 2.4MHz Switching Frequency (f_{SW})
- MeshConnectTM Flip-Chip Package

• Optimized for Board Size and BOM:

- Integrated Internal Power MOSFETs
- Integrated Compensation Network
- Available in a QFN-15 (3mmx4mmx1.6mm) Package
- Fixed Output Options ⁽¹⁾: 0.8V, 1V, 1.1V, 1.2V, 1.25V, 1.5V, 1.8V, 2.5V, 2.8V, and 3.3V

Additional Features:

- Enable (EN) for Power Sequencing
- Power Good (PG)
- 100% Duty Cycle
- External Soft Start (SS) Control
- Output Discharge
- OVP and SCP with Hiccup Mode
- Available in a Wettable Flank Package

APPLICATIONS

- Camera Modules
- ADAS Sensors
- Automotive Infotainment
- Automotive V2X

Note:

 See the Ordering Information section on page 3 for the availability of each fixed output version. Contact MPS for details on additional output voltages that may be available.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

1



TYPICAL APPLICATION




Figure 1: Typical Application (Adjustable Output)





Figure 2: Typical Application (Fixed Output)





ORDERING INFORMATION

Part Number* (2)	Output Voltage	Package	Top Marking	MSL Rating**
MPM3807GLE-AEC1***	Adjustable	QFN-15 (3mmx4mmx1.6mm)	See Below	1
MPM3807GLE-12-AEC1***	Fixed 1.2V	QFN-15 (3mmx4mmx1.6mm)	See Below	1
MPM3807GLE-18-AEC1***	Fixed 1.8V	QFN-15 (3mmx4mmx1.6mm)	See Below	1

^{*} For Tape & Reel, add suffix -Z (e.g. MPM3807CGLE-AEC1-Z).

Note:

2) Contact MPS for details on additional output voltages that may be available.

TOP MARKING (MPM3807GLE-AEC1)

<u>MPYW</u>

3807

LLL

ME

MP: MPS prefix Y: Year code W: Week code

3807: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

TOP MARKING (MPM3807GLE-12-AEC1)

<u>MPYW</u>

3807

LLL

ME12

MP: MPS prefix Y: Year code W: Week code

3807: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

12: 1.2V fixed-output version of the MPM3807

^{**} Moisture Sensitivity Level Rating

^{***} Wettable flank



TOP MARKING (MPM3807GLE-18-AEC1)

MPYW 3807 LLL ME18

MP: MPS prefix Y: Year code W: Week code


3807: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

18: 1.8V fixed-output version of the MPM3807

PACKAGE REFERENCE



10/3/2022



PIN FUNCTIONS

Pin #	Name	Description
1	FB	Feedback. In the adjustable-output version of the MPM3807, connect the FB pin to an external resistor divider connected between the output and GND to set the output voltage (V_{OUT}). To set the regulation voltage, the feedback (FB) voltage (V_{FB}) is compared to the 0.6V internal reference voltage (V_{REF}). In the fixed-output version of the MPM3807, float this pin.
2	PG	Power good indication. The PG pin is an open-drain output. Connect PG to a voltage source using an external resistor. If V _{FB} exceeds 90% of V _{REF} , PG is pulled high. If V _{FB} drops below 85% of V _{REF} , PG is pulled to GND. Float this pin if it is not used.
3	VIN	Input supply. The MPM3807 operates from a 2.5V to 5.5V input voltage (V _{IN}). A decoupling capacitor is required to prevent large voltage spikes at the input.
4, 5, 6	SW	Switch output. The SW pin is the internal, high-side P-channel MOSFET drain, and is connected to the power inductor internally.
7, 8, 9	OUT	Power output. Connect the OUT pin to the load. An output capacitor (C _{OUT}) is required to reduce the voltage ripple.
10, 11	GND	IC ground. Connect the GND pin to the negative terminals of the input and output capacitors using large copper areas. Use several vias to connect GND to the ground plane.
12	EN	Enable. Pull EN above 0.9V to turn the chip on; pull EN below 0.65V to turn it off. There is an internal $2M\Omega$ resistor between EN and ground.
13	SS	Soft start. To avoid start-up inrush current, connect a capacitor between the SS and GND pins to set the soft-start (SS) time. The minimum recommended soft-start capacitance (Css) is 1nF.
14	OUT_S	Output sense. The OUT_S pin is the V_{OUT} sensing pin and the discharge path to the 150Ω resistor load.
15	DNC	Do not connect. This pad is connected to SW internally. Do not route or place vias under this area.

ABSOLUTE MAXIMUM RATINGS (3)

All pins0.3V	to +6.5V
Continuous power dissipation ($T_A = 25^\circ$	C) (4) (8)
QFN-15 (3mmx4mmx1.6mm)	2.4W
Operating junction temperature (T _J)	150°C
Lead temperature	260°C
Storage temperature65°C to	+150°C

ESD Ratings

Human body model (HBM)	Class 2 (5)
Charged device model (CDM	

Recommended Operating Conditions

Input voltage (V _{IN})	2.5V to 5.5V
Output voltage (Vout)	
Load current (I _{LOAD}) range	0A to 2A
Operating T _J	40°C to +150°C

Thermal Resistance θ_{JA} θ_{JC}

QFN-15 (3mmx4mmx ²	1.6mm)	
JESD51-7	65	14°C/W ⁽⁷⁾
EVM3807-LE-00A		

Notes:

- 3) Exceeding these ratings may damage the device.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 5) Per AEC-Q100-002
- 6) Per AEC-Q100-011
- 7) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. The $\theta_{\rm JC}$ value shows the thermal resistance from the junction-to-case bottom.
- Measured on the EVM3807-LE-00A (6.3cmx6.3cm), a 4-layer, 2oz, copper PCB. The θ_{JC} value shows the thermal resistance from the junction-to-case top.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING			2.3	2.45	V
V _{IN} UVLO falling threshold	Vin_uvlo_ falling			2.1		V
V _{IN} UVLO hysteresis	VIN_UVLO_HYS			0.2		V
		$\begin{aligned} V_{EN} &= 2V, \ V_{FB} = 0.63V, \ V_{IN} = 3.6V, \\ T_{J} &= 25^{\circ}C \end{aligned}$		21	30	μΑ
V _{IN} quiescent current	lQ	$V_{EN} = 2V$, $V_{FB} = 0.63V$, $V_{IN} = 3.6V$, $T_J = -40$ °C to $+125$ °C $^{(9)}$			40	μΑ
		$V_{EN} = 2V$, $V_{FB} = 0.63V$, $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C			80	μΑ
		$V_{EN} = 0V$, $T_J = 25$ °C		0.01	1	μΑ
V _{IN} shutdown current	I _{SD}	$V_{EN} = 0V$, $T_J = -40$ °C to $+125$ °C ⁽⁹⁾			3	μΑ
		$V_{EN} = 0V$, $T_J = -40$ °C to +150°C			20	μΑ
V _{IN} over-voltage protection (OVP) rising threshold	VIN_OVP_RISING	Once Vout OVP is enabled		6.15		V
V _{IN} OVP falling threshold	VIN_OVP_FALLING			5.95		V
V _{IN} OVP hysteresis	VINOVP_HYS			0.2		V
Frequency, Switches, and	Inductors					
Switching frequency	fsw		2000	2400	2640	kHz
Minimum on time (7)	ton_min	V _{IN} = 5V		50		ns
Minimum off time (7)	toff_min	$V_{IN} = 5V$		80		ns
Maximum duty cycle	D _{MAX}			100		%
Switch leakage current	law ura	$V_{EN} = 0V$, $V_{IN} = 6V$, $V_{SW} = 0V$ or $6V$, $T_J = 25^{\circ}C$		0.0	1	μΑ
Switch leakage current	Isw_Lkg	$V_{EN} = 0V$, $V_{IN} = 6V$, $V_{SW} = 0V$ or $6V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$ $^{(9)}$			30	μΑ
High-side MOSFET (HS-FET) on resistance	R _{DS(ON)_} HS	V _{IN} = 5V		70	100	mΩ
Low-side MOSFET (LS-FET) on resistance	R _{DS(ON)_LS}	V _{IN} = 5V		40	60	mΩ
Integrated inductance (9)	L		376	470	564	nΗ
Integrated inductor DC resistance	RL			25	65	mΩ
Integrated inductor saturation current (9)	I _{L_} SAT		4.8	5.4		А



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Output and Regulation	•				•	
Feedback (FB) voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T _J = 25°C	0.594	0.6	0.606	V
(adjustable output)	V _{FB}	T _J = -40°C to +150°C	0.591	0.6	0.609	V
Output regulation voltage		1.2V fixed output	1.176	1.2	1.224	V
(fixed output)	V _{OUT_REG}	1.8V fixed output	1.764	1.8	1.836	V
		Adjustable output		50	100	nA
FB input current	I _{FB}	1.2V fixed output		3	8	μΑ
		1.8V fixed output		5	10	μA
V _{OUT} discharge resistance	Rois	V _{EN} = 0V, V _{OUT} = 1.2V		150		Ω
Enable (EN)	•					
EN rising threshold	V _{EN_} RISING			0.9	1.2	V
EN falling threshold	VEN_FALLING		0.4	0.65		V
EN threshold hysteresis	V _{EN_HYS}			0.25		V
EN turn-on delay		Pull EN high to enable SW		100		μs
EN turn-off delay		Pull EN low to stop switching		30		μs
EN pull-down resistor				2		МΩ
TN innert accordant	,	V _{EN} = 2V		1.2		μΑ
EN input current	I _{EN}	V _{EN} = 0V		0		μΑ
Soft Start (SS)	•					
Soft-start current	Iss		1.5	3	4.5	μΑ
Power Good (PG)	•					
PG rising threshold	V _{PG_RISING}	FB rising edge	87	90	93	% of V _{FB}
PG falling threshold	V _{PG_} FALLING	FB falling edge	82	85	88	% of V_{FB}
PG logic high voltage	V _{PG_HIGH}	$V_{IN} = 5V$, $V_{FB} = 0.6V$	4.9			V
PG sink current capability	V _{PG_SINK}	1mA sink			0.4	V
PG rising deglitch time	tpg_rising			80		μs
PG falling deglitch time	tpg_falling			80		μs
PG leakage current (high)		5V logic high			100	nA
PG self-bias		$V_{\text{IN}} = 0V$, $V_{\text{EN}} = 0V$, PG is pulled up to between 3V and 5.5V via a $100 \text{k}\Omega$ resistor			0.7	V
Protections	•				•	
Peak current limit	ILIMIT_PEAK		2.5	3.5	4.5	Α
Valley current limit	LIMIT_VALLEY		1	2	3	Α
Reverse current limit	I _{LIMIT_REVERSE}	Current flows from SW to GND		1.2		Α
Zero-current detection (ZCD) threshold				50		mA



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Thermal shutdown (9)	T _{SD}			170		°C
Thermal shutdown hysteresis (9)	T _{SD_HYS}			20		°C
Output over-voltage protection (OVP) threshold	V _{OUT_OVP}		110	115	120	% of V _{FB}
Output OVP hysteresis	V _{OUT_OVP_HYS}			10		% of V _{FB}
OVP delay				2		μs

Note:


⁹⁾ Guaranteed by design and characterization. Not tested in production.




TYPICAL CHARACTERISTICS

 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


V_{IN} UVLO Threshold vs. Temperature




EN Threshold vs. Temperature




Shutdown Current vs. Temperature




Quiescent Current vs. Temperature



Feedback Voltage vs. Temperature




Switching Frequency vs. Temperature








TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


















TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$, $T_J = -40$ °C to +150°C, unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.





















 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.


















 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25$ °C, unless otherwise noted.






 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.






 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25$ °C, unless otherwise noted.






 $V_{IN} = 3.3V$, $V_{OUT} = 1.2V$, $C_{OUT} = 22\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.









FUNCTIONAL BLOCK DIAGRAM




Figure 3: Functional Block Diagram (Adjustable Output)




Figure 4: Functional Block Diagram (Fixed Output)



OPERATION

The MPM3807 employs input voltage (V_{IN}) feed-forward and constant-on-time (COT) control to stabilize the switching frequency (f_{SW}) across the entire V_{IN} range. It can achieve up to 2A of output current (I_{OUT}) across a 2.5V to 5.5V V_{IN} range, with excellent load and line regulation. The output voltage (V_{OUT}) can be regulated to as low as 0.6V. A 100% maximum duty cycle can be reached in low-dropout (LDO) mode.

Constant-On-Time (COT) Control

The MPM3807's COT control provides a simpler control loop and faster transient response. The switching cycles have a fixed minimum off time (t_{OFF_MIN}) to prevent inductor current (I_L) runaway during load transient. If the low-side MOSFET (LS-FET) turns on, it remains on for at least t_{MIN_OFF} (typically 80ns). The high-side MOSFET (HS-FET) turns on once the feedback (FB) voltage (V_{FB}) drops below the reference voltage (V_{REF}), which indicates an insufficient V_{OUT} . V_{IN} feed-forward allows the device to maintain a nearly constant f_{SW} across the input range and load range. The f_{SW} on time (t_{ON}) can be calculated with Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 400 \text{ns}$$
 (1)

Sleep Mode

The MPM3807 employs sleep mode for high efficiency under light-load conditions. In sleep mode, most of the circuit block input currents decrease, specifically the error amplifier (EA) and pulse-width modulation (PWM) comparator.

As the load decreases, the converter's f_{SW} also decreases. If the load continues to decrease and the off time (t_{OFF}) exceeds 3.5 μ s, then the MPM3807 enters sleep mode. To further improve light-load efficiency, the converter consumes a very low quiescent current (I_Q) while in sleep mode.

Once an HS-FET pulse occurs, the MPM3807 exits sleep mode.

Advanced Asynchronous Modulation (AAM) Mode under Light-Load Conditions

The MPM3807 features advanced asynchronous modulation (AAM) mode and a

zero-current detection (ZCD) circuit for light-load operation.

The AAM current (I_{AAM}) is set internally. The SW pin's t_{ON} is determined by the on-timer generator and AAM comparator. Under light-load conditions, SW's t_{ON} exceeds the AAM comparator's t_{ON} . Figure 5 shows the simplified AAM control logic.




Figure 5: Simplified AAM Control Logic

If the AAM comparator's t_{ON} exceeds the ontimer's pulse, then the AAM comparator controls SW's t_{ON} (see Figure 6).




Figure 6: AAM Comparator Controls SW's ton

When using a lower-value inductor, if the AAM comparator's t_{ON} is below the on-timer, then the HS-FET depends on the on-timer. Therefore, the on-timer controls t_{ON} (see Figure 7).




Figure 7: On-Timer Controls SW's ton

Aside from the on-timer method, the AAM circuit has another AAM blanking time (150ns) for sleep mode. This means that if the on-timer drops



below 150ns, the HS-FET turns off after an ontimer pulse is generated without AAM control.

In this scenario, I_L may not reach the AAM threshold (see Figure 8).




Figure 8: AAM Blanking Time during Sleep Mode

In sleep mode, the on-timer's pulse is about 40% above its pulse during discontinuous conduction mode (DCM) and continuous conduction mode (CCM). Figure 9 shows how the AAM threshold decreases as t_{ON} increases gradually. In CCM, l_{OUT} should exceed half of the AAM threshold.




Figure 9: AAM Threshold Decreases as ton Increases

The MPM3807 employs ZCD to determine whether I_{L} begins to reverse. If I_{L} reaches the ZCD threshold (typically 50mA), then the LS-FET turns off.

Even if V_{OUT} is close to V_{IN} , AAM mode and ZCD allow the device to operate continually in DCM under light-load conditions.

Enable (EN) Control

The enable (EN) pin is a digital control pin that turns the MPM3807 on and off. Pull EN above 0.9V to turn the converter on; pull EN below 0.65V or float EN to turn it off. Pulling EN to GND also disables the device. There is an internal $2M\Omega$ resistor connected between EN and GND.

Output Discharge

If the MPM3807 shuts down, then the device initiates output discharge mode. The internal discharge MOSFET provides a resistive

discharge path for the output capacitor (C_{OUT}) between the OUT_S pin and GND. To block the output discharge path, add an external capacitor between the output and the OUT_S pin (see the Output Discharge Blocking section on page 23).

Soft Start (SS)

The MPM3807 features external soft start (SS). To avoid overshoot during start-up, the SS pin ramps up V_{OUT} at a controlled slew rate. The SS pin's charge current (I_{SS}) is typically 3µA. The SS time (t_{SS}) is determined by the external SS capacitor (C_{SS}). t_{SS} can be calculated with Equation (2):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times 0.6V}{I_{SS}(\mu A)}$$
 (2)

It is recommended that C_{SS} be $\geq 1nF$.

The MPM3807 has a pre-biased start-up function. Once EN is pulled above 0.9V, the converter starts up, regardless of any pre-biased voltage on the output. Pre-biased start-up works even while the output discharge path is blocked.

Peak Current Limit and Valley Current Limit

Both the HS-FET and LS-FET feature current-limit protection. If $I_{\rm L}$ reaches the HS-FET's peak current limit ($I_{\rm LIMIT_PEAK}$) (typically 3.5A), then the HS-FET turns off and the LS-FET turns on to discharge the energy. The HS-FET does not turn on again until $I_{\rm L}$ drops below the valley current limit ($I_{\rm LIMIT_VALLEY}$) (typically 2A). This prevents current runaway during overload and short-circuit conditions. $I_{\rm LIMIT_VALLEY}$ is blocked unless the HS-FET turns off due to $I_{\rm LIMIT_PEAK}$ being triggered.

Short-Circuit Protection (SCP) and Recovery

When a short-circuit condition occurs, the MPM3807 reaches its current limit immediately. V_{OUT} drops until V_{FB} drops below 50% of V_{REF} , which is considered an output dead short. Short-circuit protection (SCP) with hiccup mode is triggered to periodically restart the part. In hiccup mode, the output power stage is disabled, and the SS voltage (V_{SS}) is discharged. Once V_{SS} is discharged completely, the device initiates a new SS. This process repeats until the fault condition is removed.



Over-Voltage Protection (OVP)

The MPM3807 monitors V_{FB} to detect overvoltage (OV) conditions. If V_{FB} exceeds 115% of V_{REF}, then the converter enters its dynamic regulation period. During this period, the LS-FET remains on until its current reaches -1.2A. This process discharges V_{OUT} to keep it within its normal range. If the OV condition still remains once this process is complete, then there is a 1.5µs delay before the LS-FET turns on again. Once V_{FB} drops below 105% of V_{REF} , the converter exits the regulation period. If the dynamic regulation period cannot prevent Vout from increasing and a 6.1V V_{IN} is detected, then over-voltage protection (OVP) is triggered. The device stops switching until V_{IN} drops below 6V. Once V_{IN} drops below 6V, the MPM3807 resumes normal operation.

Power Good (PG) Indication

The MPM3807 has a power good (PG) output that indicates whether the converter is operating normally after start-up. PG is the open drain of an internal MOSFET. It is recommended that this MOSFET's maximum on resistance ($R_{\rm DS(ON)}$) be below 400 Ω . PG can be connected to $V_{\rm IN}$ or an external voltage source via an external resistor (10k Ω to 100k Ω). Once $V_{\rm IN}$ is applied, the MOSFET turns on and PG is pulled to GND before SS is ready. Once $V_{\rm FB}$ reaches 90% of $V_{\rm REF}$, PG is pulled high by the external voltage source. If $V_{\rm FB}$ drops to 85% of $V_{\rm REF}$, then the PG voltage ($V_{\rm PG}$) is pulled to GND to indicate an output failure.

If VIN and EN are not available, and PG is pulled up via an external power supply, then PG self-biases and asserts. If a $100k\Omega$ pull-up resistor is being used, then V_{PG} should be below 0.7V.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the MPM3807's adjustable V_{OUT} . Select a FB resistor (R1) to reduce the V_{OUT} leakage current (typically between $10k\Omega$ and $100k\Omega$). R2 can then be calculated with Equation (3):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6} - 1}$$
 (3)

Figure 10 shows the FB network.




Figure 10: Feedback Network

Table 1 shows the recommended resistor values for common output voltages.

Table 1: Resistor Values for Common Output Voltages

	•	
V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1	30.9 (1%)	47 (1%)
1.2	100 (1%)	100 (1%)
1.8	36 (1%)	18 (1%)
2.5	51 (1%)	16 (1%)
3.3	68 (1%)	15 (1%)

For the fixed-output version of the MPM3807, it is not necessary to connect the external divider resistor. FB can be floated.

Frequency Scaling at Low Input Voltages

Under heavy-load conditions, the HS-FET voltage decreases as t_{ON} increases and the duty cycle is extended. If the minimum off time $(t_{\text{OFF_MIN}})$ is reached at a low V_{IN} and under heavy-load conditions, then f_{SW} scales down. To maintain a constant f_{SW} during heavy-load operation, a larger V_{OUT} is required for a larger V_{IN} . For a 1.8V V_{OUT} at a 2A load, V_{IN} should exceed 2.9V to ensure f_{SW} exceeds 2MHz. If f_{SW} begins to scale down, then V_{IN} can be estimated with Equation (4):

$$V_{IN} = \frac{V_{OUT} + R_{DS(ON)_HS} \times I_{OUT}}{1 - \frac{t_{OFF_MIN}}{400 \times 10^{-9}}}$$
(4)

Where the maximum toff MIN is 125ns. (10)

Note:

10) Guaranteed by design and bench characterization. Not tested in production.

Selecting the Input Capacitor

The step-down converter has a discontinuous input current (I_{IN}), and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN}. For the best performance, it is recommended to use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are strongly recommended due to their low ESR and small temperature coefficients. For most applications, a 10µF capacitor is sufficient. Higher output voltages may require a 22µF capacitor to increase system stability.

The input capacitor (C_{IN}) requires an adequate ripple current rating to absorb the switching I_{IN} .

The RMS current rating of C_{IN} (I_{CIN}) can be estimated with Equation (5):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

The worst-case scenario occurs at $V_{IN} = 2 \times V_{OUT}$, which can be calculated with Equation (6):

$$I_{CIN} = \frac{I_{LOAD}}{2} \tag{6}$$

For simplification, choose an input capacitor with an RMS current that exceeds half of the maximum I_{LOAD} .

 C_{IN} can be an electrolytic, tantalum, or ceramic capacitor. When using electrolytic or tantalum capacitors, place a small, high-quality, $0.1\mu\text{F}$ ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that the capacitor has enough capacitance to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) can be estimated with Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (7)



Selecting the Output Capacitor

The output capacitor (C_{OUT}) stabilizes the DC V_{OUT} . It is recommended to use ceramic capacitors for C_{OUT} , particularly low-ESR capacitors as they effectively limit the output voltage ripple (ΔV_{OUT}). ΔV_{OUT} can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}\right) \tag{8}$$

Where L_1 is the inductance, and R_{ESR} is the equivalent series resistance (ESR) of C_{OUT} .

When using ceramic capacitors, the capacitance dominates the impedance at f_{SW} and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L_1 \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{9}$$

Ceramic capacitors with X7R or X5R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at f_{SW} . For simplification, ΔV_{OUT} can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (10)

The characteristics of C_{OUT} can also affect the stability of the regulation system.

Output Discharge Blocking

If the device is disabled, an internal resistive discharge path between the OUT_S and GND pins is enabled to discharge C_{OUT}. The discharge path can be blocked by adding an external capacitor between the output and the OUT_S pin (see Figure 11).




Figure 11: Circuit with Vout Discharge Blocking

Discharge blocking is only supported by the adjustable-output version. For the fixed-output versions, the OUT_S pin should be connected directly to the output to regulate V_{OUT}.

To avoid influencing the loop and load transient, select a blocking capacitor between 10nF to 100nF. A larger-value blocking capacitor should not impact the loop performance; however, a physically larger capacitor is not typically necessary for the best results.

10/3/2022




PCB Layout Guidelines (11)

Efficient PCB layout is critical for stable operation. The MPM3807's integrated inductor simplifies the schematic and layout design, but some considerations should still be taken to ensure stable operation. A 4-layer layout is recommended for EMC reduction and improved thermal performance (though the device can operate sufficiently with a 2-layer layout). For the best results, refer to Figure 12 and follow the guidelines below:


- 1. Place the high-current paths (GND and VIN) as close to the device as possible using short, direct, and wide traces.
- 2. Use large copper areas to minimize conduction loss and thermal stress.
- 3. Place the ceramic input capacitors as close to VIN as possible.
- Place multiple vias close to the capacitor's ground terminal and the GND pin on the IC to minimize high-frequency noise.
- 5. Place the FB resistors as close to the FB pin as possible to ensure that the FB trace is as short as possible.
- 6. Use multiple vias to connect the power planes to the internal layer.

Note:


11) The recommended PCB layout is based on Figure 13 on page 25.




Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk Figure 12: Recommended PCB Layout

10/3/2022



TYPICAL APPLICATION CIRCUITS




Figure 13: Typical Application (Adjustable Output, V_{OUT} = 1.2V)




Figure 14: Typical Application (Adjustable Output, V_{OUT} = 1.8V)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 15: Typical Application (Fixed Output, V_{OUT} = 1.2V)






Figure 16: Typical Application (Fixed Output, V_{OUT} = 1.8V)



PACKAGE INFORMATION


QFN-15 (3mmx4mmx1.6mm) Wettable Flank







TOP VIEW

BOTTOM VIEW








NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY.
- 3) THE LEAD SIDE IS WETTABLE.
- 4) LEAD COPLANARITIES SHALL BE 0.08 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-220.
- 6) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package Description	Quantity /Reel	Quantity /Tube	Quantity /Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPM3807GLE- AEC1-Z	OFN 45						
MPM3807GLE-12- AEC1-Z	QFN-15 (3mmx4mmx 1.6mm)	2500	N/A	N/A	13in	12mm	8mm
MPM3807GLE-18- AEC1-Z	1.011111)						

10/3/2022



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	10/3/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.