

# PRODUCT RELIABILITY REPORT

**Product: MPM3620** 

Reliability Department Monolithic Power Systems 79 Great Oaks Boulevard San Jose, CA 95119 Tel: 408-826-0600

Fax: 408-826-0601



## 1. Device Information

Product:	MPM3620
	20-PIN FCM QFN MODULE
Package:	(3mm×5mm×1.6mm)
Process Technology:	BCD
Report Date:	08/15/2018

# **2. Summary of Test Results**

Test	Test Condition	Lot# or	Test Results	Comment
		Date Code	(S.S./Rej)	
Temperature, Bias,	JESD22-A108, @+125°C	EP293103	80/0	
and Operating Life	for 1000 hours or	EP293103.1	80/0	
	equivalent	EP293103.2	80/0	
ESD: Human Body Model (HBM)	ANSI/ESDA/JEDEC JS- 001	EP303702	3/0	>2000V
ESD: Device Charged Model (CDM)	ANSI/ESDA/JEDEC JS- 002	EP303702	3/0	>750V
Latch-up	EIA/JESD78	EP303702	6/0	>+/-100mA & >1.5Vccmax
Moisture/Reflow	J-STD-020	1327	300/0	MSL = 3
Sensitivity		1347	300/0	
		1352	300/0	
High Temperature	JESD22-A103, @150°C	1327	50/0	
Storage Life	for 1000 hours	1347	50/0	
		1352	50/0	
Temperature Cycling	JESD22-A104, from -	1327	80/0	
	65°C to 150°C for 1000	1347	80/0	
	cycles or equivalent	1352	80/0	
Accelerated Moisture	JESD22-A102,	1327	80/0	
Resistance- Unbiased	@121°C/100%RH for	1347	80/0	
Autoclave	168 hours or equivalent	1352	80/0	
Steady State	JESD22-A101,	1327	80/0	
Temperature Humidity	@85°C/85%RH static	1347	80/0	
Bias Life Test	bias at Vinmax for 1000 hours or equivalent	1352	80/0	



Mechanical Shock (MS)	JESD22-B104	1327 1347 1352	15/0 15/0 15/0	
Vibration Variable Frequency (VVF)	JESD22-B103 Sequence from MS	1327 1347 1352	15/0 15/0 15/0	
Constant Acceleration (CA)	M2001 Sequence from VVF	1327 1347 1352	15/0 15/0 15/0	

### 3. Failure Rate Calculation

Sample Size: 9750
Rejects: 0
Activation Energy (eV): 0.7

Equivalent Device Hours:  $7.61 \times 10^8$  Hours

Failure Rate (FIT@60%CL): 1.2 FIT MTBF (years): 94,880 Years

### **Revision / Update History**

Revision	Reason for Change	Date	Rel Engineer
1.0	Initial release	April 2014	Ramon Lei
2.0	Update	June 2015	Ramon Lei
3.0	Update	August 2018	Ramon Lei



### Appendix: Description of Reliability Test and Failure Rate Calculation

**High Temperature Operating Life Test** 

**Purpose:** This test is a worst-case life test that checks the integrity of the product. The high temperature

testing is use for acceleration of any potential failures over time. The calculation for failure rate

(FIT) using the operating ambient temperature is done using the Arrhenius equation.

**Condition:** 125°C @ Vinmax

Pass Criteria: All units must pass the min/max limits of the datasheet.

ESD Test

**Purpose:** The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages

during handling.

**Condition:** Human Body Model and Charged Device Model

Pass Criteria: ESD Testing on every pin. The device must be fully functional after testing and pass the min/max

limits in the datasheet.

IC Latch-Up Test

**Purpose:** The purpose of this specification is to establish a method for determining IC latch-up

characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and

Electrical Overstress (EOS) failures due to latch-up.

**Condition:** Voltage and current injection

Pass criteria: All pins with the exception of "no connect" pins and timing related pins, shall be latch-up tested.

The device must be fully functional after testing and pass the min/max limits in the datasheet.

Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

**Purpose:** The purpose of this standard is to identify the classification level of nonhermetic solid state surface

mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or

repair operations.

**Condition:** Bake + moisture sock + 3X reflow at  $260^{\circ}C$ 

Pass criteria: All units must pass the min/max limits of the datasheet

**High Temperature Storage Life** 

**Purpose:** The test is typically used to determine the effects of time and temperature, under storage conditions,

for thermally activated failure mechanisms and time-to-failure distributions of solid state electronic

devices, including nonvolatile memory devices (data retention failure mechanisms).

**Condition:** Bake at 150°C

**Pass Criteria:** All units must pass min/max limits of the datasheet

**Accelerated Moisture Resistance- Unbiased Autoclave** 

Purpose: To check the performance of the device in humid environments. This test checks the integrity of the

passivation, poor metal to plastic seal and contamination level during assembly and material

compatibility.

**Condition:** 121°C/15psig/100% RH (no bias)

Pass Criteria: All units must pass min/max limits of the datasheet

**Temperature Cycle Test** 

**Purpose:** This test is used to evaluate the die attach integrity and bond integrity. This is similar to the

Thermal Shock test, but can generate different failure modes due to the longer dwell time and

gradual temperature change.

**Condition:** -65°C to 150°C

Pass Criteria: All units must pass min/max limits of the datasheet



#### Steady State Temperature Humidity Bias Life Test

**Purpose:** This is to check the performance of the device in humid environments. This test checks the

integrity of the passivation, poor metal to plastic seal and contamination level during assembly and

material compatibility.

**Condition:** 85%RH at 85°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

### **Highly Accelerated Temperature and Humidity Stress Test**

**Purpose:** This is an equivalent test to Steady State Temperature Humidity Bias Life test with different

(higher) temperature stress condition.

**Condition:** 85%RH at 130°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

#### **Failure Rate Calculation**

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT \ Rate = \frac{(\chi^2/2) \times 10^9}{EDH}$$

Where

χ2 (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;

EDH= Equivalent Device Hours =  $AF \times (Life \text{ test sample size}) \times (test \text{ duration});$ 

AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage. The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AF<sub>T</sub>:

$$AF_T = \exp\left(\frac{E_a}{K} \left(\frac{1}{T_{J(use)}} - \frac{1}{T_{J(stress)}}\right)\right)$$

 $T_{Juse}$  = Junction temp under typical operating conditions;

T<sub>Istress</sub> =Junction temp under accelerated test conditions;

Ea is Activation energy=0.7eV;

K=Boltzmann's constant=8.62×10<sup>-5</sup> eV/K.

The voltage Acceleration Factor AF<sub>V</sub>:

$$AF_{V} = e^{\beta \times [V_{Stress} - V_{use}]}$$

V<sub>use</sub> = Gate voltage under typical operating conditions;

V<sub>stress</sub> = Gate voltage under accelerated test conditions;

 $\beta$  = Voltage acceleration factor (in 1/Volts) and specified by technology.

Note: For calculation in the report,  $AF_V = 1$  for simplicity.

MTBF (Mean Time Between Failure) equals to 10<sup>9</sup>/FIT (in hours).