



PRODUCT RELIABILITY REPORT

Product: MPQ20056-AEC1

**Reliability Department
Monolithic Power Systems
79 Great Oaks Boulevard
San Jose, CA 95119
Tel: 408-826-0600
Fax: 408-826-0601**

1. Device Information

Product:	MPQ20056-AEC1
Package:	8-PIN QFN (2mm×2mm) 5-PIN TSOT23
Process Technology:	BCD
Report Date:	12/01/2020

2. Summary of Test Results

TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Preconditioning, prior to THB/HAST, AC/UHST, TC, HTSL and PTC	A1	J-STD-020 Reflow: $T_p \geq 260^\circ\text{C}$, $t_p \geq 30\text{sec}$, 3×reflows	1118	308/0	QFN, MSL=1
			1301	308/0	QFN, MSL=1
			1302	308/0	QFN, MSL=1
			1243	308/0	TSOT, MSL=1
			1250	308/0	TSOT, MSL=1
			1252	308/0	TSOT, MSL=1
Highly Accelerated Temperature and Humidity Stress Test (HAST)	A2	JESD22-A110, @ $130^\circ\text{C}/85\%\text{RH}$ static bias at V_{inmax} for 96 hours or equivalent.	1118	77/0	QFN
			1301	77/0	QFN
			1302	77/0	QFN
			1243	77/0	TSOT
			1250	77/0	TSOT
			1252	77/0	TSOT
Unbiased Autoclave (AC)	A3	JESD22-A102, @ $121^\circ\text{C}/100\%\text{RH}$ for 168 hours or equivalent.	1118	77/0	QFN
			1301	77/0	QFN
			1302	77/0	QFN
			1243	77/0	TSOT
			1250	77/0	TSOT
			1252	77/0	TSOT
Temperature Cycling (TC)	A4	JESD22-A104, from - 65°C to 150°C for 1000 cycles or equivalent.	1118	77/0	QFN
			1301	77/0	QFN
			1302	77/0	QFN
			1243	77/0	TSOT
			1250	77/0	TSOT
			1252	77/0	TSOT
TC- Wire Bond Pull (WBP)	A4	MIL-STD883 Method 2011 AEC-Q003	1302	30/0	QFN
			1252	30/0	TSOT

Power Temperature Cycling (PTC)	A5	JESD22-A105, from -40°C to 125°C for 1000 cycles.	FA2X2125	45/0	
High Temperature Storage Life (HTSL)	A6	JESD22-A103, @ 150°C for 1000 hours.	1118 1301 1302 1243 1250 1252	77/0 77/0 77/0 77/0 77/0 77/0	QFN QFN QFN TSOT TSOT TSOT
TEST GROUP B – ACCELERATED LIFETIME SIMULATION TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
High Temperature Operating Life (HTOL)	B1	JESD22-A108, @Tj=150°C for 1000 hours or equivalent	FA2X2125 FA0Y2623 FA2X2125A	77/0 77/0 77/0	
Early Life Failure Rate (ELFR)	B2	AEC-Q100-008, @Tj=150°C for 48 hours, or equivalent	FA132973 FA132973A FA122866	800/0 800/0 800/0	
TEST GROUP C – PACKAGE ASSEMBLY INTEGRITY TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Wire Bond Shear (WBS)	C1	AEC-Q100-001 AEC-Q003 C _{PK} >1.67 30 bonds from a minimum of 5 devices	1302 1252	5/0 5/0	QFN TSOT
Wire Bond Pull (WBP)	C2	MIL-STD883 Method 2011 AEC-Q003 C _{PK} >1.67 30 bonds from a minimum of 5 devices	1302 1252	5/0 5/0	QFN TSOT
Solderability (SD)	C3	JESD22-B102 J-STD-002D >95% lead coverage	1302 1252	15/0 15/0	QFN TSOT
Physical Dimensions (PD)	C4	JESD22-B100/108 AEC-Q003 C _{PK} >1.67	1118 1301 1302 1243 1250 1252	30/0 30/0 30/0 30/0 30/0 30/0	QFN QFN QFN TSOT TSOT TSOT

Solder Ball Shear (SBS)	C5	AEC-Q100-010	1118	10/0	QFN
		AEC-Q003	1301	10/0	QFN
		C _{PK} >1.67	1302	10/0	QFN
		5 balls from a minimum of 10 devices	1243	10/0	TSOT
			1250	10/0	TSOT
			1252	10/0	TSOT
TEST GROUP D – DIE FABRICATION RELIABILITY TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Electromigration (EM)	D1	JESD61 JP001	—	—	Pass
Time Dependent Dielectric Breakdown (TDDB)	D2	JESD36 JP001	—	—	Pass
Hot Carrier Injection (HCI)	D3	JESD60 and 28 JP001	—	—	Pass
Negative Bias Temperature Instability (NBTI)	D4	JESD90 JP001	—	—	Pass
Stress Migration (SM)	D5	JESD61,87 and 202 JP001	—	—	Pass
TEST GROUP E – ELECTRICAL VERIFICATION TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
ESD: Human Body Model (HBM)	E2	AEC-Q100-002	FA2X2125	3/0	>2000V
ESD: Device Charged Model (CDM)	E3	AEC-Q100-011	FA2X2125	3/0	>750V
Latch-up	E4	AEC-Q100-004	FA2X2125	6/0	>+/-100mA & >1.5V _{ccmax}

5. Failure Rate Calculation

Sample Size:	3540
Rejects:	0
Activation Energy (eV):	0.7
Equivalent Device Hours:	2.76×10^8 Hours
Failure Rate (FIT@60%CL):	3.3 FIT
MTBF (years):	34,449 Years

Revision / Update History

<u>Revision</u>	<u>Reason for Change</u>	<u>Date</u>	<u>Rel Engineer</u>
1.0	Initial release	May 2013	Ramon Lei
2.0	Update	February 2014	Ramon Lei
3.0	Update	December 2020	Ramon Lei

Appendix: Description of Reliability Test and Failure Rate Calculation

High Temperature Operating Life Test

Purpose: This test is a worst-case life test that checks the integrity of the product. The high temperature testing is use for acceleration of any potential failures over time. The calculation for failure rate (FIT) using the operating ambient temperature is done using the Arrhenius equation.

Condition: T_j=150°C @ Vinmax

Pass Criteria: All units must pass the min/max limits of the datasheet.

ESD Test

Purpose: The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages during handling.

Condition: Human Body Model and Charged Device Model

Pass Criteria: ESD Testing on every pin. The device must be fully functional after testing and pass the min/max limits in the datasheet.

IC Latch-Up Test

Purpose: The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up.

Condition: Voltage and current injection

Pass criteria: All pins with the exception of “no connect” pins and timing related pins, shall be latch-up tested. The device must be fully functional after testing and pass the min/max limits in the datasheet.

Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

Purpose: The purpose of this standard is to identify the classification level of nonhermetic solid state surface mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or repair operations.

Condition: Bake + moisture sock + 3X reflow at 260°C

Pass criteria: All units must pass the min/max limits of the datasheet

Accelerated Moisture Resistance- Unbiased Autoclave

Purpose: To check the performance of the device in humid environments. This test checks the integrity of the passivation, poor metal to plastic seal and contamination level during assembly and material compatibility.

Condition: 121°C/15psig/100% RH (no bias)

Pass Criteria: All units must pass min/max limits of the datasheet

Temperature Cycle Test

Purpose: This test is used to evaluate the die attach integrity and bond integrity. This is similar to the Thermal Shock test, but can generate different failure modes due to the longer dwell time and gradual temperature change.

Condition: -65°C to 150°C

Pass Criteria: All units must pass min/max limits of the datasheet

Steady State Temperature Humidity Bias Life Test

Purpose: This is to check the performance of the device in humid environments. This test checks the integrity of the passivation, poor metal to plastic seal and contamination level during assembly and material compatibility.

Condition: 85%RH at 85°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

Highly Accelerated Temperature and Humidity Stress Test

- Purpose:** This is an equivalent test to Steady State Temperature Humidity Bias Life test with different (higher) temperature stress condition.
- Condition:** 85%RH at 130°C with Vin=Vinmax
- Pass Criteria:** All units must pass min/max limits of the datasheet

Failure Rate Calculation

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT\ Rate = \frac{(\chi^2/2) \times 10^9}{EDH}$$

Where

- χ² (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;
- EDH= Equivalent Device Hours = AF × (Life test sample size) × (test duration);
- AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage. The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AF_T:

$$AF_T = \exp\left(\frac{E_a}{K} \left(\frac{1}{T_{J(Use)}} - \frac{1}{T_{J(Stress)}} \right)\right)$$

- T_{Juse} = Junction temp under typical operating conditions;
- T_{Jstress} = Junction temp under accelerated test conditions;
- E_a is Activation energy=0.7eV;
- K=Boltzmann's constant=8.62×10⁻⁵ eV/K.

The voltage Acceleration Factor AF_V:

$$AF_V = e^{\beta \times [V_{Stress} - V_{Use}]}$$

- V_{use} = Gate voltage under typical operating conditions;
- V_{stress} = Gate voltage under accelerated test conditions;
- β = Voltage acceleration factor (in 1/Volts) and specified by technology.
- Note: For calculation in the report, AF_V = 1 for simplicity.

MTBF (Mean Time Between Failure) equals to 10⁹/FIT (in hours).