

# PRODUCT RELIABILITY REPORT

**Product: MPQ70240-AEC1** 

Reliability Department Monolithic Power Systems 79 Great Oaks Boulevard San Jose, CA 95119 Tel: 408-826-0600

Fax: 408-826-0601



## 1. Device Information

Product:	MPQ70240-AEC1
Package:	15-PIN FC-QFN(2.5mm×3.5mm)
Process Technology:	BCD
Report Date:	07/14/2022

## 2. Summary of Test Results

TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS					
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Preconditioning,	A1	J-STD-020	2025	308/0	MSL=1
prior to THB/HAST,		Reflow: Tp>=260°C,	2105	308/0	
AC/UHAST, TC, HTSL and PTC		tp>=30sec, 3×reflows	2114	308/0	
Temperature	A2	JESD22-A101,	2025	77/0	
Humidity Bias Life		@85°C/85%RH static	2105	77/0	
Test (THB)		bias at Vinmax for 1000 hours or equivalent.	2114	77/0	
Unbiased Autoclave	A3	JESD22-A102,	2025	77/0	
(AC)		@121°C/100%RH for	2105	77/0	
/		168 hours or equivalent.	2114	77/0	
Temperature	A4	JESD22-A104, from -	2025	77/0	
Cycling (TC)		65°C to 150°C for 1000	2105	77/0	
		cycles or equivalent.	2114	77/0	
Power Temperature Cycling (PTC)	A5	JESD22-A105, from - 40°C to 125°C for 1000 cycles.	HP7067	45/0	
High Temperature	A6	JESD22-A103, @175°C	2025	77/0	
Storage Life (HTSL)	110	for 1000 hours.	2105	77/0	
Storage Ene (11152)		Tot Tood Hours.	2114	77/0	
TEST G	ROU	P B – ACCELERATED	LIFETIME S	IMULATION 7	rests
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
High Temperature	B1	JESD22-A108,	HP7067	77/0	
Operating Life		@Tj=150°C for 1000	HP7067A	77/0	
(HTOL)		hours or equivalent	HP7844	77/0	



Early Life Failure	B2	AEC-Q100-008,	HP7067	800/0	
Rate (ELFR)		@Tj=150°C for 48 hours,	HP7067A	800/0	
		or equivalent	HP7844	800/0	
TES	T GR	OUP C – PACKAGE AS	SEMBLY IN	TEGRITY TES	STS
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Solderability (SD)	С3	JESD22-B102 J-STD-002D >95% lead coverage	2025	15/0	
Physical Dimensions (PD)	C4	JESD22-B100/108 AEC-Q003 C <sub>PK</sub> >1.67	2025 2105 2114	30/0 30/0 30/0	
Bump Shear Test (BST)	C7	JESD22-B117 AEC-Q003 C <sub>PK</sub> >1.67 20 bumps/pillars from a minimum of 5 devices	2025	5/0	
TES	ST GR	OUP D – DIE FABRICA	TION RELL	ABILITY TES	TS
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Electromigration (EM)	D1	JESD61 JP001	_	_	Pass
Time Dependent Dielectric Breakdown (TDDB)	D2	JESD36 JP001	_	_	Pass
Hot Carrier Injection (HCI)	D3	JESD60 and 28 JP001	_	_	Pass
Negative Bias Temperature Instability (NBTI)	D4	JESD90 JP001	_	_	Pass
Stress Migration (SM)	D5	JESD61,87 and 202 JP001	_	_	Pass
T	EST (	GROUP E – ELECTRICA	AL VERIFIC	ATION TESTS	5
Test	#	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
ESD: Human Body Model (HBM)	E2	AEC-Q100-002	HP8376	3/0	>2000V
ESD: Device Charged Model (CDM)	E3	AEC-Q100-011	HP8376	3/0	>750V



## **5. Failure Rate Calculation**

Sample Size: 9200 Rejects: 0 Activation Energy (eV): 0.7

Equivalent Device Hours:  $7.18 \times 10^8$  Hours

Failure Rate (FIT@60%CL): 1.3 FIT MTBF (years): 89,528 Years

### **Revision / Update History**

Revision	Reason for Change	Date	Rel Engineer
1.0	Initial release	July 2022	Ramon Lei



### Appendix: Description of Reliability Test and Failure Rate Calculation

**High Temperature Operating Life Test** 

**Purpose:** This test is a worst-case life test that checks the integrity of the product. The high temperature

testing is use for acceleration of any potential failures over time. The calculation for failure rate

(FIT) using the operating ambient temperature is done using the Arrhenius equation.

**Condition:** Tj=150 $^{\circ}$ C @ Vinmax

**Pass Criteria:** All units must pass the min/max limits of the datasheet.

ESD Test

**Purpose:** The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages

during handling.

**Condition:** Human Body Model and Charged Device Model

Pass Criteria: ESD Testing on every pin. The device must be fully functional after testing and pass the min/max

limits in the datasheet.

IC Latch-Up Test

**Purpose:** The purpose of this specification is to establish a method for determining IC latch-up

characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and

Electrical Overstress (EOS) failures due to latch-up.

**Condition:** Voltage and current injection

Pass criteria: All pins with the exception of "no connect" pins and timing related pins, shall be latch-up tested.

The device must be fully functional after testing and pass the min/max limits in the datasheet.

Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

**Purpose:** The purpose of this standard is to identify the classification level of nonhermetic solid state surface

mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or

repair operations.

**Condition:** Bake + moisture sock + 3X reflow at 260°C

Pass criteria: All units must pass the min/max limits of the datasheet

Accelerated Moisture Resistance- Unbiased Autoclave

**Purpose:** To check the performance of the device in humid environments. This test checks the integrity of the

passivation, poor metal to plastic seal and contamination level during assembly and material

compatibility.

**Condition:** 121°C/15psig/100% RH (no bias)

Pass Criteria: All units must pass min/max limits of the datasheet

**Temperature Cycle Test** 

**Purpose:** This test is used to evaluate the die attach integrity and bond integrity. This is similar to the

Thermal Shock test, but can generate different failure modes due to the longer dwell time and

gradual temperature change.

**Condition:** -65°C to 150°C

Pass Criteria: All units must pass min/max limits of the datasheet

Steady State Temperature Humidity Bias Life Test

**Purpose:** This is to check the performance of the device in humid environments. This test checks the

integrity of the passivation, poor metal to plastic seal and contamination level during assembly and

material compatibility.

**Condition:** 85%RH at 85°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet



#### **Highly Accelerated Temperature and Humidity Stress Test**

**Purpose:** This is an equivalent test to Steady State Temperature Humidity Bias Life test with different

(higher) temperature stress condition.

**Condition:** 85% RH at 130°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

### **Failure Rate Calculation**

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT\ Rate = \frac{(\chi^2/2) \times 10^9}{EDH}$$

Where

χ2 (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;

EDH= Equivalent Device Hours =  $AF \times (Life \text{ test sample size}) \times (test \text{ duration});$ 

AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage. The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AFT:

$$AF_{T} = \exp\left(\frac{E_{a}}{K}\left(\frac{1}{T_{J(use)}} - \frac{1}{T_{J(stress)}}\right)\right)$$

 $T_{Juse} = Junction temp under typical operating conditions;$ 

T<sub>Jstress</sub> =Junction temp under accelerated test conditions;

Ea is Activation energy=0.7eV;

K=Boltzmann's constant=8.62×10<sup>-5</sup> eV/K.

The voltage Acceleration Factor AF<sub>V</sub>:

$$AF_V = e^{\beta \times [V_{stress} - V_{use}]}$$

 $V_{use}$  = Gate voltage under typical operating conditions;

 $V_{stress}$  = Gate voltage under accelerated test conditions;

 $\beta$  = Voltage acceleration factor (in 1/Volts) and specified by technology.

Note: For calculation in the report,  $AF_V = 1$  for simplicity.

MTBF (Mean Time Between Failure) equals to 10<sup>9</sup>/FIT (in hours).