Zynq UltraScale+ RFSoC (PMIC Solution)
This design is for powering Zynq UltraScale+ RFSoC family of PSoCs. This design is optimized for lowest cost and highest efficiency. PMIC includes power up/down sequencing capability. Analog power rails for RF transceivers are optimized for low ripple <1mV.
- Small Footprint < 3.0 sqin
- High Efficiency > 90%
- Vin 12V
Design Files
| File Title | Language |
|---|---|
| Zynq UltraScale+ RFSoC (PMIC Solution) | English |
直接登录
创建新帐号